论史普罗逆流流水线处理器的正确性

P. Lucassen, J. T. Udding
{"title":"论史普罗逆流流水线处理器的正确性","authors":"P. Lucassen, J. T. Udding","doi":"10.1109/ASYNC.1996.494443","DOIUrl":null,"url":null,"abstract":"The Sproull Counterflow Pipeline Processor Architecture has been posed as a common problem in asynchronous design, so as to compare various design methodologies with one another. Using DI-algebra we discuss a path to a decomposition of the problem, which is subsequently shown to be correct. In the process we discover several design decisions that may have an impact on the performance of such a pipeline. By also introducing two processes that act as the environment of the pipeline, we can restrict the pipeline correctness considerations to one pipeline element and the two environment processes.","PeriodicalId":365358,"journal":{"name":"Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-03-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"On the correctness of the Sproull counterflow pipeline processor\",\"authors\":\"P. Lucassen, J. T. Udding\",\"doi\":\"10.1109/ASYNC.1996.494443\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Sproull Counterflow Pipeline Processor Architecture has been posed as a common problem in asynchronous design, so as to compare various design methodologies with one another. Using DI-algebra we discuss a path to a decomposition of the problem, which is subsequently shown to be correct. In the process we discover several design decisions that may have an impact on the performance of such a pipeline. By also introducing two processes that act as the environment of the pipeline, we can restrict the pipeline correctness considerations to one pipeline element and the two environment processes.\",\"PeriodicalId\":365358,\"journal\":{\"name\":\"Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-03-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASYNC.1996.494443\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASYNC.1996.494443","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

Sproull逆流管道处理器架构是异步设计中的一个常见问题,以便对各种设计方法进行比较。我们使用di代数讨论了问题的分解路径,随后证明了它是正确的。在这个过程中,我们发现几个设计决策可能会对这种管道的性能产生影响。通过引入两个充当管道环境的流程,我们可以将管道正确性考虑限制在一个管道元素和两个环境流程上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
On the correctness of the Sproull counterflow pipeline processor
The Sproull Counterflow Pipeline Processor Architecture has been posed as a common problem in asynchronous design, so as to compare various design methodologies with one another. Using DI-algebra we discuss a path to a decomposition of the problem, which is subsequently shown to be correct. In the process we discover several design decisions that may have an impact on the performance of such a pipeline. By also introducing two processes that act as the environment of the pipeline, we can restrict the pipeline correctness considerations to one pipeline element and the two environment processes.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The AMULET2e cache system Pulse-driven dual-rail logic gate family based on rapid single-flux-quantum (RSFQ) devices for asynchronous circuits Counterflow pipeline based dynamic instruction scheduling Control resynthesis for control-dominated asynchronous designs Complete state encoding based on the theory of regions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1