基于电荷电容测量(PID-CBCM)的等离子体过程充电损伤监测试验结构

S. Mori, K. Ogawa, H. Oishi, Tsuyoshi Suzuki, Manabu Tomita, M. Bairo, Y. Fukuzaki, H. Ohnuma
{"title":"基于电荷电容测量(PID-CBCM)的等离子体过程充电损伤监测试验结构","authors":"S. Mori, K. Ogawa, H. Oishi, Tsuyoshi Suzuki, Manabu Tomita, M. Bairo, Y. Fukuzaki, H. Ohnuma","doi":"10.1109/ICMTS.2015.7106123","DOIUrl":null,"url":null,"abstract":"We propose monitoring test structure and measurement technique for plasma process induced charging damage (PID) using charge-based capacitance measurement (CBCM). For evaluating the influence of PID on MOSFET effectively, remarkably small (several tens of fF) gate capacitance of MOSFET can be extracted by eliminating parasitic antenna capacitance. Moreover, we can extract interface trap density from the same CBCM structure using the modified Charge-Pumping measurement.","PeriodicalId":177627,"journal":{"name":"Proceedings of the 2015 International Conference on Microelectronic Test Structures","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-03-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Monitoring test structure for plasma process induced charging damage using charge-based capacitance measurement (PID-CBCM)\",\"authors\":\"S. Mori, K. Ogawa, H. Oishi, Tsuyoshi Suzuki, Manabu Tomita, M. Bairo, Y. Fukuzaki, H. Ohnuma\",\"doi\":\"10.1109/ICMTS.2015.7106123\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We propose monitoring test structure and measurement technique for plasma process induced charging damage (PID) using charge-based capacitance measurement (CBCM). For evaluating the influence of PID on MOSFET effectively, remarkably small (several tens of fF) gate capacitance of MOSFET can be extracted by eliminating parasitic antenna capacitance. Moreover, we can extract interface trap density from the same CBCM structure using the modified Charge-Pumping measurement.\",\"PeriodicalId\":177627,\"journal\":{\"name\":\"Proceedings of the 2015 International Conference on Microelectronic Test Structures\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-03-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 2015 International Conference on Microelectronic Test Structures\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMTS.2015.7106123\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2015 International Conference on Microelectronic Test Structures","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.2015.7106123","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

提出了基于电荷电容测量(CBCM)的等离子体过程诱导充电损伤(PID)监测测试结构和测量技术。为了有效地评估PID对MOSFET的影响,通过消除天线寄生电容,可以提取非常小(几十fF)的MOSFET栅极电容。此外,我们可以利用改进的电荷泵送测量方法从相同的CBCM结构中提取界面陷阱密度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Monitoring test structure for plasma process induced charging damage using charge-based capacitance measurement (PID-CBCM)
We propose monitoring test structure and measurement technique for plasma process induced charging damage (PID) using charge-based capacitance measurement (CBCM). For evaluating the influence of PID on MOSFET effectively, remarkably small (several tens of fF) gate capacitance of MOSFET can be extracted by eliminating parasitic antenna capacitance. Moreover, we can extract interface trap density from the same CBCM structure using the modified Charge-Pumping measurement.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A four-terminal JFET compact model for high-voltage power applications In-line monitoring test structure for Charge-Based Capacitance Measurement (CBCM) with a start-stop self-pulsing circuit Area and performance study of FinFET with detailed parasitic capacitance analysis in 16nm process node Development of a compacted doubly nesting array in Narrow Scribe Line aimed at detecting soft failures of interconnect via Observations on substrate characterisation through Coplanar Transmission Line Impedance measurements
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1