L.M. Kalyani-Garimella, A. Garimella, J. Ramírez-Angulo, R. Carvajal, A. López-Martín
{"title":"低压通用单元(LVUC):用于混合信号fpga的紧凑模拟/数字逻辑块","authors":"L.M. Kalyani-Garimella, A. Garimella, J. Ramírez-Angulo, R. Carvajal, A. López-Martín","doi":"10.1109/CICC.2006.320936","DOIUrl":null,"url":null,"abstract":"A highly versatile general purpose analog/digital/ neural configurable logic block (LVUC) for utilization in the next generation of mixed signal field programmable gate arrays is reported. The cell is a truly universal building block, very compact and has low power, low voltage requirements and operates with rail-to-rail analog and digital signals. It can be easily configured to perform as a digital, analog, analog to digital, digital to analog and neural configurable block. Experimental results of a fabricated test chip are presented that validate the proposed cell operating with rail-to-rail signals from a single supply as low as 1.4V","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"106 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Low-Voltage Universal Cell (LVUC): A Compact Analog/Digital Logic Block for Mixed Signal FPGAs\",\"authors\":\"L.M. Kalyani-Garimella, A. Garimella, J. Ramírez-Angulo, R. Carvajal, A. López-Martín\",\"doi\":\"10.1109/CICC.2006.320936\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A highly versatile general purpose analog/digital/ neural configurable logic block (LVUC) for utilization in the next generation of mixed signal field programmable gate arrays is reported. The cell is a truly universal building block, very compact and has low power, low voltage requirements and operates with rail-to-rail analog and digital signals. It can be easily configured to perform as a digital, analog, analog to digital, digital to analog and neural configurable block. Experimental results of a fabricated test chip are presented that validate the proposed cell operating with rail-to-rail signals from a single supply as low as 1.4V\",\"PeriodicalId\":269854,\"journal\":{\"name\":\"IEEE Custom Integrated Circuits Conference 2006\",\"volume\":\"106 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Custom Integrated Circuits Conference 2006\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2006.320936\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Custom Integrated Circuits Conference 2006","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2006.320936","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Low-Voltage Universal Cell (LVUC): A Compact Analog/Digital Logic Block for Mixed Signal FPGAs
A highly versatile general purpose analog/digital/ neural configurable logic block (LVUC) for utilization in the next generation of mixed signal field programmable gate arrays is reported. The cell is a truly universal building block, very compact and has low power, low voltage requirements and operates with rail-to-rail analog and digital signals. It can be easily configured to perform as a digital, analog, analog to digital, digital to analog and neural configurable block. Experimental results of a fabricated test chip are presented that validate the proposed cell operating with rail-to-rail signals from a single supply as low as 1.4V