一个新的语言套件,用于设计人员指定的ASIC单元编译器

S. Purcell, M. Handa, R. L. Steinweg
{"title":"一个新的语言套件,用于设计人员指定的ASIC单元编译器","authors":"S. Purcell, M. Handa, R. L. Steinweg","doi":"10.1109/ASIC.1989.123182","DOIUrl":null,"url":null,"abstract":"An integrated set of design languages is presented for describing the various outputs of a cell compiler within VLSI Technology's ASIC (application-specific integrated circuit) design tool environment. The outputs include physical layout, netlists of several types, various external attributes of the compiled cell, and test vectors. The languages were designed with the goal of being simple enough to enable software-inexperienced circuit designers to create complex cell compilers independently. The languages, which follow a consistent format and use intuitive constructs, increase compiler development productivity significantly, primarily by removing the software engineer from the compiler development tool.<<ETX>>","PeriodicalId":245997,"journal":{"name":"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-09-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A new language suite for designer-specifiable ASIC cell compilers\",\"authors\":\"S. Purcell, M. Handa, R. L. Steinweg\",\"doi\":\"10.1109/ASIC.1989.123182\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An integrated set of design languages is presented for describing the various outputs of a cell compiler within VLSI Technology's ASIC (application-specific integrated circuit) design tool environment. The outputs include physical layout, netlists of several types, various external attributes of the compiled cell, and test vectors. The languages were designed with the goal of being simple enough to enable software-inexperienced circuit designers to create complex cell compilers independently. The languages, which follow a consistent format and use intuitive constructs, increase compiler development productivity significantly, primarily by removing the software engineer from the compiler development tool.<<ETX>>\",\"PeriodicalId\":245997,\"journal\":{\"name\":\"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-09-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1989.123182\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1989.123182","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

提出了一套集成的设计语言,用于描述VLSI技术的ASIC(专用集成电路)设计工具环境中的单元编译器的各种输出。输出包括物理布局、几种类型的网络列表、编译单元的各种外部属性和测试向量。这些语言的设计目标是足够简单,使没有软件经验的电路设计人员能够独立创建复杂的单元编译器。这些语言遵循一致的格式并使用直观的结构,主要通过将软件工程师从编译器开发工具中移除来显著提高编译器开发效率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A new language suite for designer-specifiable ASIC cell compilers
An integrated set of design languages is presented for describing the various outputs of a cell compiler within VLSI Technology's ASIC (application-specific integrated circuit) design tool environment. The outputs include physical layout, netlists of several types, various external attributes of the compiled cell, and test vectors. The languages were designed with the goal of being simple enough to enable software-inexperienced circuit designers to create complex cell compilers independently. The languages, which follow a consistent format and use intuitive constructs, increase compiler development productivity significantly, primarily by removing the software engineer from the compiler development tool.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
BiCMOS ASICs: technology and applications Custom RISC has international applications Synthesis of analog ASICs using optimization in conjunction with circuit simulation techniques ECL ASIC, a practical choice of high performance systems In-circuit-emulation in ASIC architectural core designs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1