SangBum Kim, P. Du, Jing Li, M. Breitwisch, Y. Zhu, S. Mittal, R. Cheek, T. Hsu, Ming-Hsiu Lee, A. Schrott, Simone Raoux, Huai-Yu Cheng, S. Lai, Jau-Yi Wu, Tien-Yen Wang, Eric A. Joseph, Erh-Kun Lai, A. Ray, H. Lung, C. Lam
{"title":"相变存储器持久性能的编程电流优化","authors":"SangBum Kim, P. Du, Jing Li, M. Breitwisch, Y. Zhu, S. Mittal, R. Cheek, T. Hsu, Ming-Hsiu Lee, A. Schrott, Simone Raoux, Huai-Yu Cheng, S. Lai, Jau-Yi Wu, Tien-Yen Wang, Eric A. Joseph, Erh-Kun Lai, A. Ray, H. Lung, C. Lam","doi":"10.1109/VLSI-TSA.2012.6210122","DOIUrl":null,"url":null,"abstract":"We study the effect of programming current on the endurance failure of phase change memory and propose a general scheme of optimizing programming currents for the most endurance cycles. We consider two major endurance failure modes, stuck-SET and open failure. We show that higher current does not necessarily cause, and even prevents the earlier open failure and attribute it to phase-dependent open-failure mechanisms. As for the stuck-SET failure, RESET current is optimized to balance material segregation effect and RESET current margin. The overall programming conditions are optimized by combining open and stuck-SET failure characteristic curves.","PeriodicalId":388574,"journal":{"name":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","volume":"47 6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Optimization of programming current on endurance of phase change memory\",\"authors\":\"SangBum Kim, P. Du, Jing Li, M. Breitwisch, Y. Zhu, S. Mittal, R. Cheek, T. Hsu, Ming-Hsiu Lee, A. Schrott, Simone Raoux, Huai-Yu Cheng, S. Lai, Jau-Yi Wu, Tien-Yen Wang, Eric A. Joseph, Erh-Kun Lai, A. Ray, H. Lung, C. Lam\",\"doi\":\"10.1109/VLSI-TSA.2012.6210122\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We study the effect of programming current on the endurance failure of phase change memory and propose a general scheme of optimizing programming currents for the most endurance cycles. We consider two major endurance failure modes, stuck-SET and open failure. We show that higher current does not necessarily cause, and even prevents the earlier open failure and attribute it to phase-dependent open-failure mechanisms. As for the stuck-SET failure, RESET current is optimized to balance material segregation effect and RESET current margin. The overall programming conditions are optimized by combining open and stuck-SET failure characteristic curves.\",\"PeriodicalId\":388574,\"journal\":{\"name\":\"Proceedings of Technical Program of 2012 VLSI Technology, System and Application\",\"volume\":\"47 6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-04-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of Technical Program of 2012 VLSI Technology, System and Application\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI-TSA.2012.6210122\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI-TSA.2012.6210122","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Optimization of programming current on endurance of phase change memory
We study the effect of programming current on the endurance failure of phase change memory and propose a general scheme of optimizing programming currents for the most endurance cycles. We consider two major endurance failure modes, stuck-SET and open failure. We show that higher current does not necessarily cause, and even prevents the earlier open failure and attribute it to phase-dependent open-failure mechanisms. As for the stuck-SET failure, RESET current is optimized to balance material segregation effect and RESET current margin. The overall programming conditions are optimized by combining open and stuck-SET failure characteristic curves.