带附加单级放大器的9.4 GHz介电谐振振荡器设计

Y. Taryana, Y. Sulaeman, T. Praludi, Y. Wahyu, Arief Budi Santiko
{"title":"带附加单级放大器的9.4 GHz介电谐振振荡器设计","authors":"Y. Taryana, Y. Sulaeman, T. Praludi, Y. Wahyu, Arief Budi Santiko","doi":"10.1109/ISITIA.2018.8711128","DOIUrl":null,"url":null,"abstract":"An oscillator is an essential component as the energy source in microwave telecommunication system. This paper design and realize a design of 9.4 GHz dielectric resonator oscillator (DRO) with one stage amplifier. The propose of the added amplifier is to increase high-level output power for system requirements. In this design, the DRO is constructed by using a resonance effect of a dielectric resonator component with the microstrip line coupled. A circuit of RLC shunt is used as dielectric resonator modeling while the quarter wave transformers are used for the matching impedance of the amplifier. The DRO which is deployed on Roger- Duroid 4350 applies the bipolar junction transistor (BJT) of BFP640 type for oscillator circuit and BJT of BFP 840ESD type for the amplifier circuit because those have a low noise figure. The Advanced Design System (ADS) is applied to design and simulate the DRO circuit. The simulation results show the output power at 9.4 GHz is 21.6 dBm while the phase noise exhibits −118.8 dBc/Hz at 100 KHz frequency offset. In the practical measurement, the output power at 9.4 GHz is −2.82 dBm with 20 dB attenuation and the phase noise is −133.48 dBc/Hz at 100 KHz frequency offset.","PeriodicalId":388463,"journal":{"name":"2018 International Seminar on Intelligent Technology and Its Applications (ISITIA)","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Design of 9.4 GHz Dielectric Resonator Oscillator with an Additional Single Stage Amplifier\",\"authors\":\"Y. Taryana, Y. Sulaeman, T. Praludi, Y. Wahyu, Arief Budi Santiko\",\"doi\":\"10.1109/ISITIA.2018.8711128\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An oscillator is an essential component as the energy source in microwave telecommunication system. This paper design and realize a design of 9.4 GHz dielectric resonator oscillator (DRO) with one stage amplifier. The propose of the added amplifier is to increase high-level output power for system requirements. In this design, the DRO is constructed by using a resonance effect of a dielectric resonator component with the microstrip line coupled. A circuit of RLC shunt is used as dielectric resonator modeling while the quarter wave transformers are used for the matching impedance of the amplifier. The DRO which is deployed on Roger- Duroid 4350 applies the bipolar junction transistor (BJT) of BFP640 type for oscillator circuit and BJT of BFP 840ESD type for the amplifier circuit because those have a low noise figure. The Advanced Design System (ADS) is applied to design and simulate the DRO circuit. The simulation results show the output power at 9.4 GHz is 21.6 dBm while the phase noise exhibits −118.8 dBc/Hz at 100 KHz frequency offset. In the practical measurement, the output power at 9.4 GHz is −2.82 dBm with 20 dB attenuation and the phase noise is −133.48 dBc/Hz at 100 KHz frequency offset.\",\"PeriodicalId\":388463,\"journal\":{\"name\":\"2018 International Seminar on Intelligent Technology and Its Applications (ISITIA)\",\"volume\":\"61 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Seminar on Intelligent Technology and Its Applications (ISITIA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISITIA.2018.8711128\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Seminar on Intelligent Technology and Its Applications (ISITIA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISITIA.2018.8711128","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

在微波通信系统中,振荡器作为能量源是必不可少的组成部分。本文设计并实现了一种带一级放大器的9.4 GHz介质谐振振荡器(DRO)的设计。增加放大器的建议是为了提高系统的高电平输出功率。在本设计中,使用介电谐振器元件与微带线耦合的谐振效应来构建DRO。采用RLC分流电路作为介质谐振器建模,四分之一波变压器作为放大器的匹配阻抗。部署在Roger- Duroid 4350上的DRO为振荡器电路应用BFP640型双极结晶体管(BJT),为放大电路应用BFP 840ESD型双极结晶体管(BJT),因为它们具有低噪声系数。采用先进设计系统(ADS)对DRO电路进行了设计和仿真。仿真结果表明,在9.4 GHz时输出功率为21.6 dBm,而在100khz频偏时相位噪声为- 118.8 dBc/Hz。在实际测量中,9.4 GHz时的输出功率为−2.82 dBm,衰减为20 dB,在100khz频偏时的相位噪声为−133.48 dBc/Hz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design of 9.4 GHz Dielectric Resonator Oscillator with an Additional Single Stage Amplifier
An oscillator is an essential component as the energy source in microwave telecommunication system. This paper design and realize a design of 9.4 GHz dielectric resonator oscillator (DRO) with one stage amplifier. The propose of the added amplifier is to increase high-level output power for system requirements. In this design, the DRO is constructed by using a resonance effect of a dielectric resonator component with the microstrip line coupled. A circuit of RLC shunt is used as dielectric resonator modeling while the quarter wave transformers are used for the matching impedance of the amplifier. The DRO which is deployed on Roger- Duroid 4350 applies the bipolar junction transistor (BJT) of BFP640 type for oscillator circuit and BJT of BFP 840ESD type for the amplifier circuit because those have a low noise figure. The Advanced Design System (ADS) is applied to design and simulate the DRO circuit. The simulation results show the output power at 9.4 GHz is 21.6 dBm while the phase noise exhibits −118.8 dBc/Hz at 100 KHz frequency offset. In the practical measurement, the output power at 9.4 GHz is −2.82 dBm with 20 dB attenuation and the phase noise is −133.48 dBc/Hz at 100 KHz frequency offset.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Losing Synchronism Technique based on Critical Trajectory Method for Obtaining the CCT with Installing SCES Design of a SINRD bandpass filter based on equivalent circuit method A Geometry-Based Underwater Acoustic Channel Model for Time Reversal Acoustic Communication Implementation and Feasibility Analysis of GSM Based Smart Energy Meter for Digitalized Power Consumption with Advanced Features Performance of BLDC Motor Speed Control Based on Hysteresis Current Control Mechanism
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1