马赛克:VLSI定制电路的设计方法

ESSCIRC 80: 6th European Solid State Circuits Conference Pub Date : 1980-09-01 DOI:10.1109/ESSCIRC.1980.5468718

J. M. C. A. Marques

{"title":"马赛克:VLSI定制电路的设计方法","authors":"J. M. C. A. Marques","doi":"10.1109/ESSCIRC.1980.5468718","DOIUrl":null,"url":null,"abstract":"In this paper a design methodology for very complex custom circuits (more than 100 000 MOS) is presented. This method is based on a multiprocessor architecture assembled from a library of modules (functional processors) interconnected by a communication kernel based on a hardware implementation of the software monitor concept.","PeriodicalId":168272,"journal":{"name":"ESSCIRC 80: 6th European Solid State Circuits Conference","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1980-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"MOSAIC: A Design Methodology for VLSI Custom Circuits\",\"authors\":\"J. M. C. A. Marques\",\"doi\":\"10.1109/ESSCIRC.1980.5468718\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a design methodology for very complex custom circuits (more than 100 000 MOS) is presented. This method is based on a multiprocessor architecture assembled from a library of modules (functional processors) interconnected by a communication kernel based on a hardware implementation of the software monitor concept.\",\"PeriodicalId\":168272,\"journal\":{\"name\":\"ESSCIRC 80: 6th European Solid State Circuits Conference\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1980-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 80: 6th European Solid State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.1980.5468718\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 80: 6th European Solid State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.1980.5468718","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文提出了一种非常复杂的定制电路(超过10万个MOS)的设计方法。该方法基于一个多处理器体系结构，该体系结构由模块库(功能处理器)组装而成，通过基于软件监视器概念的硬件实现的通信内核相互连接。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

MOSAIC: A Design Methodology for VLSI Custom Circuits

In this paper a design methodology for very complex custom circuits (more than 100 000 MOS) is presented. This method is based on a multiprocessor architecture assembled from a library of modules (functional processors) interconnected by a communication kernel based on a hardware implementation of the software monitor concept.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

ESSCIRC 80: 6th European Solid State Circuits Conference

自引率

0.00%

发文量

期刊最新文献

Chip Design in an Advanced CMOS Technology High Speed High Density Poly I2L Subscribers' Connection Units (S.C.U.) PER-Channel CODEC/Filter A 1.5 V, Single-Supply, One-Transistor CMOS EEPROM