H. Kirrmann, C. Honegger, D. Ilie, I. Sotiropoulos
{"title":"IEC 62439-3冗余IEC 61850变电站自动化网络的全硬件PTP实现性能","authors":"H. Kirrmann, C. Honegger, D. Ilie, I. Sotiropoulos","doi":"10.1109/ISPCS.2012.6336631","DOIUrl":null,"url":null,"abstract":"Seamless redundancy and precise clock synchronization are integrated fully in hardware (FPGA) with no processor support. The interaction between redundancy and clock synchronization is explained. Redundant synchronization messages are not be discarded, but used to improve clock accuracy. Measurement results confirm the validity of the concept. Performance of the full-hardware implementation is compared with that of a conventional software-hardware implementation.","PeriodicalId":153925,"journal":{"name":"2012 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication Proceedings","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":"{\"title\":\"Performance of a full-hardware PTP implementation for an IEC 62439-3 redundant IEC 61850 substation automation network\",\"authors\":\"H. Kirrmann, C. Honegger, D. Ilie, I. Sotiropoulos\",\"doi\":\"10.1109/ISPCS.2012.6336631\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Seamless redundancy and precise clock synchronization are integrated fully in hardware (FPGA) with no processor support. The interaction between redundancy and clock synchronization is explained. Redundant synchronization messages are not be discarded, but used to improve clock accuracy. Measurement results confirm the validity of the concept. Performance of the full-hardware implementation is compared with that of a conventional software-hardware implementation.\",\"PeriodicalId\":153925,\"journal\":{\"name\":\"2012 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication Proceedings\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"17\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPCS.2012.6336631\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International Symposium on Precision Clock Synchronization for Measurement, Control and Communication Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPCS.2012.6336631","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Performance of a full-hardware PTP implementation for an IEC 62439-3 redundant IEC 61850 substation automation network
Seamless redundancy and precise clock synchronization are integrated fully in hardware (FPGA) with no processor support. The interaction between redundancy and clock synchronization is explained. Redundant synchronization messages are not be discarded, but used to improve clock accuracy. Measurement results confirm the validity of the concept. Performance of the full-hardware implementation is compared with that of a conventional software-hardware implementation.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
