D. Truong, Wayne H. Cheng, T. Mohsenin, Yuan Zhiyi, Toney Jacobson, Gouri Landge, Michael J. Meeuwsen, Christine Watnik, P. Mejia, A. Tran, Jeremy W. Webb, Eric W. Work, Zhibin Xiao, B. Baas
{"title":"一个167个处理器的计算阵列,用于高效的DSP和嵌入式应用处理","authors":"D. Truong, Wayne H. Cheng, T. Mohsenin, Yuan Zhiyi, Toney Jacobson, Gouri Landge, Michael J. Meeuwsen, Christine Watnik, P. Mejia, A. Tran, Jeremy W. Webb, Eric W. Work, Zhibin Xiao, B. Baas","doi":"10.1109/HOTCHIPS.2008.7476535","DOIUrl":null,"url":null,"abstract":"This article consists of a collection of slides from the authors' conference presentation. Some of the topics discussed included processors and shared memories; on-chip communication; dynamic voltage & clock frequency; and an analysis and summary.","PeriodicalId":134939,"journal":{"name":"2008 IEEE Hot Chips 20 Symposium (HCS)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 167-processor computational array for highly-efficient DSP and embedded application processing\",\"authors\":\"D. Truong, Wayne H. Cheng, T. Mohsenin, Yuan Zhiyi, Toney Jacobson, Gouri Landge, Michael J. Meeuwsen, Christine Watnik, P. Mejia, A. Tran, Jeremy W. Webb, Eric W. Work, Zhibin Xiao, B. Baas\",\"doi\":\"10.1109/HOTCHIPS.2008.7476535\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article consists of a collection of slides from the authors' conference presentation. Some of the topics discussed included processors and shared memories; on-chip communication; dynamic voltage & clock frequency; and an analysis and summary.\",\"PeriodicalId\":134939,\"journal\":{\"name\":\"2008 IEEE Hot Chips 20 Symposium (HCS)\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 IEEE Hot Chips 20 Symposium (HCS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HOTCHIPS.2008.7476535\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Hot Chips 20 Symposium (HCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HOTCHIPS.2008.7476535","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 167-processor computational array for highly-efficient DSP and embedded application processing
This article consists of a collection of slides from the authors' conference presentation. Some of the topics discussed included processors and shared memories; on-chip communication; dynamic voltage & clock frequency; and an analysis and summary.