采用定制片上电感的93.9-105.6 GHz放大器

G. Su, Li-heng Lou, Lingling Sun, Jun Liu, J. Wen, Xiangyu Lv
{"title":"采用定制片上电感的93.9-105.6 GHz放大器","authors":"G. Su, Li-heng Lou, Lingling Sun, Jun Liu, J. Wen, Xiangyu Lv","doi":"10.1109/EDSSC.2017.8126411","DOIUrl":null,"url":null,"abstract":"A five-stage 93.9 GHz-105.6 GHz common-source CMOS amplifier is presented in this paper. The customized on-chip inductor and transmission line (TL) are designed for matching networks. Fabricated in a 65nm bulk CMOS process, this amplifier achieves a peak gain of 9 dB at 100 GHz and 11.7GHz 3-dB bandwidth range from 93.9 GHz to 105.6 GHz, consuming total power of 49.2 mW under 1.2 V voltage supply. The area of this amplifier is 0.5mm2 including pads.","PeriodicalId":163598,"journal":{"name":"2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 93.9–105.6 GHz amplifier using customized on-chip inductor\",\"authors\":\"G. Su, Li-heng Lou, Lingling Sun, Jun Liu, J. Wen, Xiangyu Lv\",\"doi\":\"10.1109/EDSSC.2017.8126411\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A five-stage 93.9 GHz-105.6 GHz common-source CMOS amplifier is presented in this paper. The customized on-chip inductor and transmission line (TL) are designed for matching networks. Fabricated in a 65nm bulk CMOS process, this amplifier achieves a peak gain of 9 dB at 100 GHz and 11.7GHz 3-dB bandwidth range from 93.9 GHz to 105.6 GHz, consuming total power of 49.2 mW under 1.2 V voltage supply. The area of this amplifier is 0.5mm2 including pads.\",\"PeriodicalId\":163598,\"journal\":{\"name\":\"2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2017.8126411\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 International Conference on Electron Devices and Solid-State Circuits (EDSSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2017.8126411","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文设计了一种五级93.9 GHz-105.6 GHz共源CMOS放大器。定制的片上电感器和传输线(TL)设计用于匹配网络。该放大器采用65nm块体CMOS工艺制造,在100ghz和11.7GHz时的峰值增益为9db,在93.9 GHz至105.6 GHz的带宽范围内,在1.2 V电压下的总功耗为49.2 mW。该放大器的面积为0.5mm2,包括焊盘。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 93.9–105.6 GHz amplifier using customized on-chip inductor
A five-stage 93.9 GHz-105.6 GHz common-source CMOS amplifier is presented in this paper. The customized on-chip inductor and transmission line (TL) are designed for matching networks. Fabricated in a 65nm bulk CMOS process, this amplifier achieves a peak gain of 9 dB at 100 GHz and 11.7GHz 3-dB bandwidth range from 93.9 GHz to 105.6 GHz, consuming total power of 49.2 mW under 1.2 V voltage supply. The area of this amplifier is 0.5mm2 including pads.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Photocapacitive effect of ferroelectric hafnium-zirconate capacitor structure A new quasi-3-D subthreshold current/swing model for fully-depleted quadruple-gate (FDQG) MOSFETs A 28-GHz band highly linear power amplifier with novel adaptive bias circuit for cascode MOSFET in 56-nm SOI CMOS Improved performance of pentacene OTFT by incorporating Ti in NdON gate dielectric Investigated raman spectroscopy of graphene material properties
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1