Y. Hosono, H. Sato, Y. Mira, S. Ichikawa, H. Hirayama, K. Katsukawa, K. Ueda, K. Uetake, T. Noguchi, H. Kohzu
{"title":"全ECL兼容高速逻辑集成电路的稳定性和可靠性研究。","authors":"Y. Hosono, H. Sato, Y. Mira, S. Ichikawa, H. Hirayama, K. Katsukawa, K. Ueda, K. Uetake, T. Noguchi, H. Kohzu","doi":"10.1109/MCS.1987.1114514","DOIUrl":null,"url":null,"abstract":"The electrical characteristics stability and reliability were investigated on newly developed high speed GaAs logic ICS. A resistor-loaded source-coupled FET logic (SCFL) was employed as a basic circuit architecture. The selectively epitaxial grown n/sup +/ - GaAs layers were aclopted for the contact regions of the WSi self-aligned gate FET. Maximum operating data rate of more than 2.6 Gb/s was achieved in these devices, guaranteeing sufficient supply voltage and phase margin. No failure has been observed in DC bias test for 3,000 hours and in RF operational test at 2 Gb/s for 7,000 hours.","PeriodicalId":231710,"journal":{"name":"Microwave and Millimeter-Wave Monolithic Circuits","volume":"144 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1987-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Stability and Reliability Investigation on Fully ECL Compatible High Speed- Logic ICs.\",\"authors\":\"Y. Hosono, H. Sato, Y. Mira, S. Ichikawa, H. Hirayama, K. Katsukawa, K. Ueda, K. Uetake, T. Noguchi, H. Kohzu\",\"doi\":\"10.1109/MCS.1987.1114514\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The electrical characteristics stability and reliability were investigated on newly developed high speed GaAs logic ICS. A resistor-loaded source-coupled FET logic (SCFL) was employed as a basic circuit architecture. The selectively epitaxial grown n/sup +/ - GaAs layers were aclopted for the contact regions of the WSi self-aligned gate FET. Maximum operating data rate of more than 2.6 Gb/s was achieved in these devices, guaranteeing sufficient supply voltage and phase margin. No failure has been observed in DC bias test for 3,000 hours and in RF operational test at 2 Gb/s for 7,000 hours.\",\"PeriodicalId\":231710,\"journal\":{\"name\":\"Microwave and Millimeter-Wave Monolithic Circuits\",\"volume\":\"144 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1987-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Microwave and Millimeter-Wave Monolithic Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MCS.1987.1114514\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microwave and Millimeter-Wave Monolithic Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MCS.1987.1114514","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Stability and Reliability Investigation on Fully ECL Compatible High Speed- Logic ICs.
The electrical characteristics stability and reliability were investigated on newly developed high speed GaAs logic ICS. A resistor-loaded source-coupled FET logic (SCFL) was employed as a basic circuit architecture. The selectively epitaxial grown n/sup +/ - GaAs layers were aclopted for the contact regions of the WSi self-aligned gate FET. Maximum operating data rate of more than 2.6 Gb/s was achieved in these devices, guaranteeing sufficient supply voltage and phase margin. No failure has been observed in DC bias test for 3,000 hours and in RF operational test at 2 Gb/s for 7,000 hours.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
