带有数字中频和片上D/ a转换器的OFDM调制器

J. Lindeberg, Olli Väänänen, J. Pirkkalaniemi, M. Kosunen, K. Halonen
{"title":"带有数字中频和片上D/ a转换器的OFDM调制器","authors":"J. Lindeberg, Olli Väänänen, J. Pirkkalaniemi, M. Kosunen, K. Halonen","doi":"10.1109/CICC.2006.320907","DOIUrl":null,"url":null,"abstract":"A digital OFDM modulator with 2048-point IFFT and 83.2 MHz bandwidth is implemented. The modulator consists of IFFT block, upsampling filters and upconversion included in the upsampling operation. Also a clipping unit is implemented before the on-chip D/A-converter in order to efficiently utilise the whole dynamic range of the converter and to maximise the power efficiency of the power amplifier. An inverse sine block is added to compensate the D/A-converter's sine response. The digital IF signal is converted to analog signal by using a 10-bit on-chip D/A-converter with sampling frequency of 819.2 MHz and center frequency of 204.8 MHz. The IFFT block is implemented with FPGA device and the rest of the system is fabricated in a 90 nm CMOS process","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"201 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"OFDM modulator with digital IF and on-chip D/A-converter\",\"authors\":\"J. Lindeberg, Olli Väänänen, J. Pirkkalaniemi, M. Kosunen, K. Halonen\",\"doi\":\"10.1109/CICC.2006.320907\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A digital OFDM modulator with 2048-point IFFT and 83.2 MHz bandwidth is implemented. The modulator consists of IFFT block, upsampling filters and upconversion included in the upsampling operation. Also a clipping unit is implemented before the on-chip D/A-converter in order to efficiently utilise the whole dynamic range of the converter and to maximise the power efficiency of the power amplifier. An inverse sine block is added to compensate the D/A-converter's sine response. The digital IF signal is converted to analog signal by using a 10-bit on-chip D/A-converter with sampling frequency of 819.2 MHz and center frequency of 204.8 MHz. The IFFT block is implemented with FPGA device and the rest of the system is fabricated in a 90 nm CMOS process\",\"PeriodicalId\":269854,\"journal\":{\"name\":\"IEEE Custom Integrated Circuits Conference 2006\",\"volume\":\"201 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Custom Integrated Circuits Conference 2006\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2006.320907\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Custom Integrated Circuits Conference 2006","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2006.320907","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

实现了2048点IFFT和83.2 MHz带宽的数字OFDM调制器。调制器由IFFT模块、上采样滤波器和上采样操作中的上转换组成。此外,为了有效地利用转换器的整个动态范围并最大限度地提高功率放大器的功率效率,在片上D/ a转换器之前实现了一个裁剪单元。添加一个反正弦块来补偿D/ a转换器的正弦响应。采用采样频率为819.2 MHz、中心频率为204.8 MHz的10位片上D/ a转换器将数字中频信号转换为模拟信号。IFFT模块采用FPGA器件实现,其余部分采用90nm CMOS工艺制造
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
OFDM modulator with digital IF and on-chip D/A-converter
A digital OFDM modulator with 2048-point IFFT and 83.2 MHz bandwidth is implemented. The modulator consists of IFFT block, upsampling filters and upconversion included in the upsampling operation. Also a clipping unit is implemented before the on-chip D/A-converter in order to efficiently utilise the whole dynamic range of the converter and to maximise the power efficiency of the power amplifier. An inverse sine block is added to compensate the D/A-converter's sine response. The digital IF signal is converted to analog signal by using a 10-bit on-chip D/A-converter with sampling frequency of 819.2 MHz and center frequency of 204.8 MHz. The IFFT block is implemented with FPGA device and the rest of the system is fabricated in a 90 nm CMOS process
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Compact outside-rail circuit structure by single-cascode two-transistor topology Width Quantization Aware FinFET Circuit Design Chip-to-Chip Inductive Wireless Power Transmission System for SiP Applications Wireline equalization using pulse-width modulation A 5Gb/s Transmitter with Reflection Cancellation for Backplane Transceivers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1