Ahmad Rezvanitabar, Gwangrok Jung, F. Degertekin, Maysam Ghovanloo
{"title":"一种高能效的桥-数字颅内压传感接口","authors":"Ahmad Rezvanitabar, Gwangrok Jung, F. Degertekin, Maysam Ghovanloo","doi":"10.1109/BIOCAS.2018.8584771","DOIUrl":null,"url":null,"abstract":"This work presents an integrated solution for lowering the power consumption in interface circuits for bridge sensors, which consume power because of their low resistances particularly in implantable microsystems, such as intracranial pressure (ICP) monitoring application. The proposed direct bridge-to-digital interface uses a pseudo-pseudo differential (PPD) structure, in which the converter not only provides key benefits of traditional fully-differential interface circuits but also can reduce their complexity with single-ended architecture. It occupies 0.0667 mm2in 0.35-μm standard CMOS technology, where the interface provides 9.13 effective number of bits (ENOB), while cutting the power consumption of a 3 kΩWheatstone bridge down to 363 µW at 1.8 V supply, and sampling rate of 3.72 kHz in post-layout simulations.","PeriodicalId":259162,"journal":{"name":"2018 IEEE Biomedical Circuits and Systems Conference (BioCAS)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Toward an Energy-Efficient Bridge-to-Digital Intracranial Pressure Sensing Interface\",\"authors\":\"Ahmad Rezvanitabar, Gwangrok Jung, F. Degertekin, Maysam Ghovanloo\",\"doi\":\"10.1109/BIOCAS.2018.8584771\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents an integrated solution for lowering the power consumption in interface circuits for bridge sensors, which consume power because of their low resistances particularly in implantable microsystems, such as intracranial pressure (ICP) monitoring application. The proposed direct bridge-to-digital interface uses a pseudo-pseudo differential (PPD) structure, in which the converter not only provides key benefits of traditional fully-differential interface circuits but also can reduce their complexity with single-ended architecture. It occupies 0.0667 mm2in 0.35-μm standard CMOS technology, where the interface provides 9.13 effective number of bits (ENOB), while cutting the power consumption of a 3 kΩWheatstone bridge down to 363 µW at 1.8 V supply, and sampling rate of 3.72 kHz in post-layout simulations.\",\"PeriodicalId\":259162,\"journal\":{\"name\":\"2018 IEEE Biomedical Circuits and Systems Conference (BioCAS)\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE Biomedical Circuits and Systems Conference (BioCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/BIOCAS.2018.8584771\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Biomedical Circuits and Systems Conference (BioCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIOCAS.2018.8584771","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Toward an Energy-Efficient Bridge-to-Digital Intracranial Pressure Sensing Interface
This work presents an integrated solution for lowering the power consumption in interface circuits for bridge sensors, which consume power because of their low resistances particularly in implantable microsystems, such as intracranial pressure (ICP) monitoring application. The proposed direct bridge-to-digital interface uses a pseudo-pseudo differential (PPD) structure, in which the converter not only provides key benefits of traditional fully-differential interface circuits but also can reduce their complexity with single-ended architecture. It occupies 0.0667 mm2in 0.35-μm standard CMOS technology, where the interface provides 9.13 effective number of bits (ENOB), while cutting the power consumption of a 3 kΩWheatstone bridge down to 363 µW at 1.8 V supply, and sampling rate of 3.72 kHz in post-layout simulations.