高性能 20-T 混合全加法器电路的设计与实现

IF 1.2 4区 工程技术 Q4 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Analog Integrated Circuits and Signal Processing Pub Date : 2023-12-27 DOI:10.1007/s10470-023-02219-y
Jyoti Kandpal, Abhishek Tomar
{"title":"高性能 20-T 混合全加法器电路的设计与实现","authors":"Jyoti Kandpal,&nbsp;Abhishek Tomar","doi":"10.1007/s10470-023-02219-y","DOIUrl":null,"url":null,"abstract":"<div><p>A new high-performance exclusive OR/exclusive NOR (XOR/XNOR) architecture with ten transistors is proposed in this work. Our research focused on implementing a hybrid exclusive OR/exclusive NOR circuit to achieve high performance, good driving capability, and low energy operation for deep sub-micrometer applications. Afterwards, a full adder (FA) circuit is implemented using the proposed exclusive OR/exclusive NOR design. All circuits are examined and simulated using Generic Process Design Kit 90 nm CMOS technology and a cadence spectra simulator. In terms of power delay product (PDP), the simulation results indicate that the proposed exclusive OR/exclusive NOR and FA design is more efficient than the existing circuits. In addition, the proposed exclusive OR/exclusive NOR and FA are implemented at the device level with Visual TCAD (Technology Computer-Aided Design) software, and the performance is tested using the Genius simulator.</p></div>","PeriodicalId":7827,"journal":{"name":"Analog Integrated Circuits and Signal Processing","volume":null,"pages":null},"PeriodicalIF":1.2000,"publicationDate":"2023-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design and implementation of high-performance 20-T hybrid full adder circuit\",\"authors\":\"Jyoti Kandpal,&nbsp;Abhishek Tomar\",\"doi\":\"10.1007/s10470-023-02219-y\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>A new high-performance exclusive OR/exclusive NOR (XOR/XNOR) architecture with ten transistors is proposed in this work. Our research focused on implementing a hybrid exclusive OR/exclusive NOR circuit to achieve high performance, good driving capability, and low energy operation for deep sub-micrometer applications. Afterwards, a full adder (FA) circuit is implemented using the proposed exclusive OR/exclusive NOR design. All circuits are examined and simulated using Generic Process Design Kit 90 nm CMOS technology and a cadence spectra simulator. In terms of power delay product (PDP), the simulation results indicate that the proposed exclusive OR/exclusive NOR and FA design is more efficient than the existing circuits. In addition, the proposed exclusive OR/exclusive NOR and FA are implemented at the device level with Visual TCAD (Technology Computer-Aided Design) software, and the performance is tested using the Genius simulator.</p></div>\",\"PeriodicalId\":7827,\"journal\":{\"name\":\"Analog Integrated Circuits and Signal Processing\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":1.2000,\"publicationDate\":\"2023-12-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Analog Integrated Circuits and Signal Processing\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://link.springer.com/article/10.1007/s10470-023-02219-y\",\"RegionNum\":4,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Analog Integrated Circuits and Signal Processing","FirstCategoryId":"5","ListUrlMain":"https://link.springer.com/article/10.1007/s10470-023-02219-y","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

摘要

本研究提出了一种具有十个晶体管的新型高性能独占 OR/ 独占 NOR(XOR/XNOR)架构。我们的研究重点是实现混合排他性 OR/ 排他性 NOR 电路,从而为深亚微米应用实现高性能、良好的驱动能力和低能耗运行。随后,使用所提出的排他性 OR/ 排他性 NOR 设计实现了全加法器 (FA) 电路。所有电路都使用通用工艺设计套件 90 纳米 CMOS 技术和 cadence 光谱模拟器进行了检查和模拟。仿真结果表明,就功率延迟积(PDP)而言,建议的独占 OR/ 独占 NOR 和 FA 设计比现有电路更高效。此外,利用 Visual TCAD(技术计算机辅助设计)软件在器件级实现了拟议的排他性 OR/ 排他性 NOR 和 FA,并利用 Genius 仿真器测试了其性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。

摘要图片

查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design and implementation of high-performance 20-T hybrid full adder circuit

A new high-performance exclusive OR/exclusive NOR (XOR/XNOR) architecture with ten transistors is proposed in this work. Our research focused on implementing a hybrid exclusive OR/exclusive NOR circuit to achieve high performance, good driving capability, and low energy operation for deep sub-micrometer applications. Afterwards, a full adder (FA) circuit is implemented using the proposed exclusive OR/exclusive NOR design. All circuits are examined and simulated using Generic Process Design Kit 90 nm CMOS technology and a cadence spectra simulator. In terms of power delay product (PDP), the simulation results indicate that the proposed exclusive OR/exclusive NOR and FA design is more efficient than the existing circuits. In addition, the proposed exclusive OR/exclusive NOR and FA are implemented at the device level with Visual TCAD (Technology Computer-Aided Design) software, and the performance is tested using the Genius simulator.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing 工程技术-工程:电子与电气
CiteScore
0.30
自引率
7.10%
发文量
141
审稿时长
7.3 months
期刊介绍: Analog Integrated Circuits and Signal Processing is an archival peer reviewed journal dedicated to the design and application of analog, radio frequency (RF), and mixed signal integrated circuits (ICs) as well as signal processing circuits and systems. It features both new research results and tutorial views and reflects the large volume of cutting-edge research activity in the worldwide field today. A partial list of topics includes analog and mixed signal interface circuits and systems; analog and RFIC design; data converters; active-RC, switched-capacitor, and continuous-time integrated filters; mixed analog/digital VLSI systems; wireless radio transceivers; clock and data recovery circuits; and high speed optoelectronic circuits and systems.
期刊最新文献
FPGA-based implementation and verification of hybrid security algorithm for NoC architecture A multiple resonant microstrip patch heart shape antenna for satellite and Wi-Fi communication Low power content addressable memory using common match line scheme for high performance processors An ultra-low power fully CMOS sub-bandgap reference in weak inversion Secure and reliable communication using memristor-based chaotic circuit
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1