通过二维排列硅显示驱动器实现单片集成 CAAC-OS FET 和硅 CMOS 的 OLED 微型显示器

IF 2 3区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of the Electron Devices Society Pub Date : 2024-02-19 DOI:10.1109/JEDS.2024.3366938
Munehiro Kozuma;Yusuke Komura;Shoki Miyata;Yuki Okamoto;Yuki Tamatsukuri;Hiroki Inoue;Toshihiko Saito;Hidetomo Kobayashi;Tatsuya Onuki;Yuichi Yanagisawa;Toshihiko Takeuchi;Yutaka Okazaki;Hitoshi Kunitake;Daiki Nakamura;Takaaki Nagata;Yasumasa Yamane;Makoto Ikeda;Shunpei Yamazaki
{"title":"通过二维排列硅显示驱动器实现单片集成 CAAC-OS FET 和硅 CMOS 的 OLED 微型显示器","authors":"Munehiro Kozuma;Yusuke Komura;Shoki Miyata;Yuki Okamoto;Yuki Tamatsukuri;Hiroki Inoue;Toshihiko Saito;Hidetomo Kobayashi;Tatsuya Onuki;Yuichi Yanagisawa;Toshihiko Takeuchi;Yutaka Okazaki;Hitoshi Kunitake;Daiki Nakamura;Takaaki Nagata;Yasumasa Yamane;Makoto Ikeda;Shunpei Yamazaki","doi":"10.1109/JEDS.2024.3366938","DOIUrl":null,"url":null,"abstract":"We developed an organic light-emitting diode (OLED)/oxide semiconductor (OS)/silicon (Si) display in which Si CMOS display drivers can be arranged two-dimensionally by monolithically stacking \n<inline-formula> <tex-math>${c}$ </tex-math></inline-formula>\n-axis-aligned crystalline oxide semiconductor (CAAC-OS) FETs over Si CMOS. A CAAC-OS FET exhibits a higher withstand voltage than a SiFET of the same size, enabling considerable pixel area reduction. The CAAC-OS FET can be driven even at a low refresh rate owing to its extremely low off-state current, making it an ideal choice for constructing pixel circuits. This integration of CAAC-OS FETs empowers our display system to offer enhanced resolution and reduced power consumption. The two-dimensionally arranged drivers have two features. (1) Si drivers can be arranged in two-dimensional driver blocks with a desired size, which provides flexibility to increase the number of driver stages and adjust resolution and frame rates for each driver block via logic processing. (2) The circuit performance of the system can be changed to prioritize frame rate and power consumption, which have a trade-off relation, of the driver by providing a redundant circuit in the driver. To demonstrate these features, we fabricated a prototype display and confirmed that our driver had a power consumption of 1,094.96 mW at 30 Gbps in a normal mode and 524.55 mW at 3.75 Gbps in a foveated rendering (FR) mode, revealing a 52% reduction in power consumption in the FR mode. This technology is expected to achieve high-frame-rate performance, which has been difficult to achieve in conventional microdisplays.","PeriodicalId":13210,"journal":{"name":"IEEE Journal of the Electron Devices Society","volume":null,"pages":null},"PeriodicalIF":2.0000,"publicationDate":"2024-02-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10439975","citationCount":"0","resultStr":"{\"title\":\"OLED Microdisplay With Monolithically Integrated CAAC-OS FET and Si CMOS Achieved by Two-Dimensionally Arranged Silicon Display Drivers\",\"authors\":\"Munehiro Kozuma;Yusuke Komura;Shoki Miyata;Yuki Okamoto;Yuki Tamatsukuri;Hiroki Inoue;Toshihiko Saito;Hidetomo Kobayashi;Tatsuya Onuki;Yuichi Yanagisawa;Toshihiko Takeuchi;Yutaka Okazaki;Hitoshi Kunitake;Daiki Nakamura;Takaaki Nagata;Yasumasa Yamane;Makoto Ikeda;Shunpei Yamazaki\",\"doi\":\"10.1109/JEDS.2024.3366938\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We developed an organic light-emitting diode (OLED)/oxide semiconductor (OS)/silicon (Si) display in which Si CMOS display drivers can be arranged two-dimensionally by monolithically stacking \\n<inline-formula> <tex-math>${c}$ </tex-math></inline-formula>\\n-axis-aligned crystalline oxide semiconductor (CAAC-OS) FETs over Si CMOS. A CAAC-OS FET exhibits a higher withstand voltage than a SiFET of the same size, enabling considerable pixel area reduction. The CAAC-OS FET can be driven even at a low refresh rate owing to its extremely low off-state current, making it an ideal choice for constructing pixel circuits. This integration of CAAC-OS FETs empowers our display system to offer enhanced resolution and reduced power consumption. The two-dimensionally arranged drivers have two features. (1) Si drivers can be arranged in two-dimensional driver blocks with a desired size, which provides flexibility to increase the number of driver stages and adjust resolution and frame rates for each driver block via logic processing. (2) The circuit performance of the system can be changed to prioritize frame rate and power consumption, which have a trade-off relation, of the driver by providing a redundant circuit in the driver. To demonstrate these features, we fabricated a prototype display and confirmed that our driver had a power consumption of 1,094.96 mW at 30 Gbps in a normal mode and 524.55 mW at 3.75 Gbps in a foveated rendering (FR) mode, revealing a 52% reduction in power consumption in the FR mode. This technology is expected to achieve high-frame-rate performance, which has been difficult to achieve in conventional microdisplays.\",\"PeriodicalId\":13210,\"journal\":{\"name\":\"IEEE Journal of the Electron Devices Society\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":2.0000,\"publicationDate\":\"2024-02-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10439975\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Journal of the Electron Devices Society\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10439975/\",\"RegionNum\":3,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of the Electron Devices Society","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10439975/","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

我们开发了一种有机发光二极管(OLED)/氧化物半导体(OS)/硅(Si)显示器,其中硅 CMOS 显示驱动器可通过在硅 CMOS 上单片堆叠{c}$ - 轴对齐晶体氧化物半导体(CAAC-OS)场效应晶体管进行二维排列。与相同尺寸的硅场效应晶体管相比,CAAC-OS 场效应晶体管具有更高的耐压,从而大大缩小了像素面积。CAAC-OS FET 的离态电流极低,即使在低刷新率下也能驱动,因此是构建像素电路的理想选择。这种 CAAC-OS FET 的集成使我们的显示系统能够提供更高的分辨率和更低的功耗。二维排列的驱动器有两个特点。(1) Si 驱动器可按所需尺寸排列成二维驱动器块,这为增加驱动器级数以及通过逻辑处理调整每个驱动器块的分辨率和帧速率提供了灵活性。(2) 通过在驱动器中提供冗余电路,可以改变系统的电路性能,优先考虑具有权衡关系的帧速率和驱动器功耗。为了演示这些功能,我们制作了一个显示器原型,并证实我们的驱动器在普通模式下 30 Gbps 的功耗为 1,094.96 mW,而在 3.75 Gbps 画面渲染(FR)模式下的功耗为 524.55 mW,在 FR 模式下功耗降低了 52%。这项技术有望实现传统微显示器难以达到的高帧速率性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
OLED Microdisplay With Monolithically Integrated CAAC-OS FET and Si CMOS Achieved by Two-Dimensionally Arranged Silicon Display Drivers
We developed an organic light-emitting diode (OLED)/oxide semiconductor (OS)/silicon (Si) display in which Si CMOS display drivers can be arranged two-dimensionally by monolithically stacking ${c}$ -axis-aligned crystalline oxide semiconductor (CAAC-OS) FETs over Si CMOS. A CAAC-OS FET exhibits a higher withstand voltage than a SiFET of the same size, enabling considerable pixel area reduction. The CAAC-OS FET can be driven even at a low refresh rate owing to its extremely low off-state current, making it an ideal choice for constructing pixel circuits. This integration of CAAC-OS FETs empowers our display system to offer enhanced resolution and reduced power consumption. The two-dimensionally arranged drivers have two features. (1) Si drivers can be arranged in two-dimensional driver blocks with a desired size, which provides flexibility to increase the number of driver stages and adjust resolution and frame rates for each driver block via logic processing. (2) The circuit performance of the system can be changed to prioritize frame rate and power consumption, which have a trade-off relation, of the driver by providing a redundant circuit in the driver. To demonstrate these features, we fabricated a prototype display and confirmed that our driver had a power consumption of 1,094.96 mW at 30 Gbps in a normal mode and 524.55 mW at 3.75 Gbps in a foveated rendering (FR) mode, revealing a 52% reduction in power consumption in the FR mode. This technology is expected to achieve high-frame-rate performance, which has been difficult to achieve in conventional microdisplays.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Journal of the Electron Devices Society
IEEE Journal of the Electron Devices Society Biochemistry, Genetics and Molecular Biology-Biotechnology
CiteScore
5.20
自引率
4.30%
发文量
124
审稿时长
9 weeks
期刊介绍: The IEEE Journal of the Electron Devices Society (J-EDS) is an open-access, fully electronic scientific journal publishing papers ranging from fundamental to applied research that are scientifically rigorous and relevant to electron devices. The J-EDS publishes original and significant contributions relating to the theory, modelling, design, performance, and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanodevices, optoelectronics, photovoltaics, power IC''s, and micro-sensors. Tutorial and review papers on these subjects are, also, published. And, occasionally special issues with a collection of papers on particular areas in more depth and breadth are, also, published. J-EDS publishes all papers that are judged to be technically valid and original.
期刊最新文献
High Output Power and Efficiency 300-GHz Band InP-Based MOS-HEMT Power Amplifiers With Composite-Channel and Double-Side Doping Capacitively Coupled Near-Threshold Biasing: Low-Power Design Based on Metal Oxide TFTs for IoT Applications Subthreshold Kink Effect in Gate-All-Around MOSFETs Based on Void Embedded Silicon on Insulator Technology Surface-Potential-Based Drain Current Model of Gate-All-Around Tunneling FETs HEMT Noise Modeling for D Band Low Noise Amplifier Design
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1