45 纳米 CMOS SOI 中具有 21.2 dBm OP1dB 和 27.6% PAE1dB 的 Ka 波段抗互耦叠加场效应晶体管功率放大器

IF 2.2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE IEEE Solid-State Circuits Letters Pub Date : 2024-04-10 DOI:10.1109/LSSC.2024.3386676
Jian Zhang;Dawei Wang;Wei Zhu;Ming Zhai;Xiangjie Yi;Yan Wang
{"title":"45 纳米 CMOS SOI 中具有 21.2 dBm OP1dB 和 27.6% PAE1dB 的 Ka 波段抗互耦叠加场效应晶体管功率放大器","authors":"Jian Zhang;Dawei Wang;Wei Zhu;Ming Zhai;Xiangjie Yi;Yan Wang","doi":"10.1109/LSSC.2024.3386676","DOIUrl":null,"url":null,"abstract":"This letter presents a Ka-band mutual coupling resilient stacked-FET power amplifier (PA) in 45-nm CMOS silicon on insulator. Two sub-PAs with triple-stacked-FET to increase output-power (Pout) are combined through a quadrature hybrid coupler to keep robust and high performance in the scenario of mutual coupling among the phased-array antennas. A shunt inductor is introduced to deal with the performance deterioration caused by the transistors’ parasitic capacitances and the magnetic coupling cancelling topology is adopted for a more compact layout. The measurement results show that the proposed PA achieves 21.2 dBm OP1dB with 27.6% PAE1dB and 22.2 dBm Psat with 28.8% peak PAE. The OP1dB and PAE1dB are beyond 21 dBm and 22% for a frequency range from 25 to 32 GHz, respectively. The maximum small-signal gain is 26.5 dB with <-19/-14 dB S11/S22. The simulated variation of Psat/OP1dB is less than 0.5/1.1 dBm under a strong voltage-standing-wave-ratio condition.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":null,"pages":null},"PeriodicalIF":2.2000,"publicationDate":"2024-04-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Ka-Band Mutual Coupling Resilient Stacked-FET Power Amplifier With 21.2 dBm OP1dB and 27.6% PAE1dB in 45-nm CMOS SOI\",\"authors\":\"Jian Zhang;Dawei Wang;Wei Zhu;Ming Zhai;Xiangjie Yi;Yan Wang\",\"doi\":\"10.1109/LSSC.2024.3386676\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This letter presents a Ka-band mutual coupling resilient stacked-FET power amplifier (PA) in 45-nm CMOS silicon on insulator. Two sub-PAs with triple-stacked-FET to increase output-power (Pout) are combined through a quadrature hybrid coupler to keep robust and high performance in the scenario of mutual coupling among the phased-array antennas. A shunt inductor is introduced to deal with the performance deterioration caused by the transistors’ parasitic capacitances and the magnetic coupling cancelling topology is adopted for a more compact layout. The measurement results show that the proposed PA achieves 21.2 dBm OP1dB with 27.6% PAE1dB and 22.2 dBm Psat with 28.8% peak PAE. The OP1dB and PAE1dB are beyond 21 dBm and 22% for a frequency range from 25 to 32 GHz, respectively. The maximum small-signal gain is 26.5 dB with <-19/-14 dB S11/S22. The simulated variation of Psat/OP1dB is less than 0.5/1.1 dBm under a strong voltage-standing-wave-ratio condition.\",\"PeriodicalId\":13032,\"journal\":{\"name\":\"IEEE Solid-State Circuits Letters\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":2.2000,\"publicationDate\":\"2024-04-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Solid-State Circuits Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10495312/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10495312/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

摘要

这封信介绍了一种采用 45 纳米 CMOS 硅绝缘体的 Ka 波段相互耦合弹性叠层场效应晶体管功率放大器(PA)。通过一个正交混合耦合器将两个采用三层叠加场效应晶体管以提高输出功率(Pout)的子功率放大器组合在一起,从而在相控阵天线之间相互耦合的情况下保持稳健的高性能。为解决晶体管寄生电容导致的性能下降问题,引入了并联电感器,并采用磁耦合消除拓扑结构,以实现更紧凑的布局。测量结果表明,拟议的功率放大器实现了 21.2 dBm OP1dB 和 27.6% PAE1dB,以及 22.2 dBm Psat 和 28.8% 峰值 PAE。在 25 至 32 GHz 频率范围内,OP1dB 和 PAE1dB 分别超过 21 dBm 和 22%。最大小信号增益为 26.5 dB,S11/S22 <-19/-14 dB。在强电压驻波比条件下,Psat/OP1dB 的模拟变化小于 0.5/1.1 dBm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Ka-Band Mutual Coupling Resilient Stacked-FET Power Amplifier With 21.2 dBm OP1dB and 27.6% PAE1dB in 45-nm CMOS SOI
This letter presents a Ka-band mutual coupling resilient stacked-FET power amplifier (PA) in 45-nm CMOS silicon on insulator. Two sub-PAs with triple-stacked-FET to increase output-power (Pout) are combined through a quadrature hybrid coupler to keep robust and high performance in the scenario of mutual coupling among the phased-array antennas. A shunt inductor is introduced to deal with the performance deterioration caused by the transistors’ parasitic capacitances and the magnetic coupling cancelling topology is adopted for a more compact layout. The measurement results show that the proposed PA achieves 21.2 dBm OP1dB with 27.6% PAE1dB and 22.2 dBm Psat with 28.8% peak PAE. The OP1dB and PAE1dB are beyond 21 dBm and 22% for a frequency range from 25 to 32 GHz, respectively. The maximum small-signal gain is 26.5 dB with <-19/-14 dB S11/S22. The simulated variation of Psat/OP1dB is less than 0.5/1.1 dBm under a strong voltage-standing-wave-ratio condition.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
期刊最新文献
0.6-V, μW-Power Four-Stage OTA With Minimal Components, and 100× Load Range Broadband GaN MMIC Doherty Power Amplifier Using Compact Short-Circuited Coupler A 12 V Compliant Multichannel Dual Mode Neural Stimulator With 0.004% Charge Mismatch and a 4×VDD Tolerant On-Chip Discharge Switch in Low-Voltage CMOS A 14 nm MRAM-Based Multi-bit Analog In-Memory Computing With Process-Variation Calibration for 72 Macros-Based Accelerator S2D-CIM: SRAM-Based Systolic Digital Compute-in-Memory Framework With Domino Data Path Supporting Flexible Vector Operation and 2-D Weight Update
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1