60-GHz 电流回用级联降噪低噪声放大器

IF 4 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-07-03 DOI:10.1109/TCSII.2024.3422656
Aoran Han;Xun Luo
{"title":"60-GHz 电流回用级联降噪低噪声放大器","authors":"Aoran Han;Xun Luo","doi":"10.1109/TCSII.2024.3422656","DOIUrl":null,"url":null,"abstract":"In this brief, a current-reused noise-canceling low noise amplifier (LNA) operating at 60-GHz is proposed. To reduce the noise of cascode at millimeter-wave (mm-wave) frequency, an auxiliary path is introduced to neutralize the extra thermal noise of common-gate (CG) transistor caused by parasitic capacitance. The noise-canceling path is implemented in a current-reused way to prevent an excessive rise in dc power consumption. A size-aggregated self-coupling-canceling transformer is developed to decrease chip area without compromising noise cancellation effectiveness. The proposed cascode noise-canceling LNA is fabricated in a conventional 40-nm CMOS technology. The measurement results show a peak gain of 16.8 dB at 53.6 GHz and a 3-dB bandwidth from 50.6 to 67 GHz. The measured typical noise figure (NF) is 4.4–6.3 dB within the operating frequency range. The in-band input 1-dB compression point (IP1dB) is −13.0 dBm at 60 GHz. The proposed LNA can support 64-QAM with a 500-MHz channel bandwidth at 60 GHz achieving 2.3% Error Vector Magnitude (EVM).","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"71 12","pages":"4809-4813"},"PeriodicalIF":4.0000,"publicationDate":"2024-07-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 60-GHz Current-Reused Cascode Noise-Canceling Low Noise Amplifier\",\"authors\":\"Aoran Han;Xun Luo\",\"doi\":\"10.1109/TCSII.2024.3422656\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this brief, a current-reused noise-canceling low noise amplifier (LNA) operating at 60-GHz is proposed. To reduce the noise of cascode at millimeter-wave (mm-wave) frequency, an auxiliary path is introduced to neutralize the extra thermal noise of common-gate (CG) transistor caused by parasitic capacitance. The noise-canceling path is implemented in a current-reused way to prevent an excessive rise in dc power consumption. A size-aggregated self-coupling-canceling transformer is developed to decrease chip area without compromising noise cancellation effectiveness. The proposed cascode noise-canceling LNA is fabricated in a conventional 40-nm CMOS technology. The measurement results show a peak gain of 16.8 dB at 53.6 GHz and a 3-dB bandwidth from 50.6 to 67 GHz. The measured typical noise figure (NF) is 4.4–6.3 dB within the operating frequency range. The in-band input 1-dB compression point (IP1dB) is −13.0 dBm at 60 GHz. The proposed LNA can support 64-QAM with a 500-MHz channel bandwidth at 60 GHz achieving 2.3% Error Vector Magnitude (EVM).\",\"PeriodicalId\":13101,\"journal\":{\"name\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"volume\":\"71 12\",\"pages\":\"4809-4813\"},\"PeriodicalIF\":4.0000,\"publicationDate\":\"2024-07-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10584099/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10584099/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种工作频率为 60 千兆赫的电流复用噪声消除低噪声放大器(LNA)。为降低毫米波(mm-wave)频率下的级联噪声,引入了一条辅助路径,以中和共栅晶体管(CG)因寄生电容而产生的额外热噪声。噪声消除路径以电流重复使用的方式实现,以防止直流功耗过度上升。为了在不影响噪声消除效果的情况下减少芯片面积,开发了一种尺寸聚合型自耦合噪声消除变压器。所提出的级联消噪 LNA 采用传统的 40 纳米 CMOS 技术制造。测量结果表明,53.6 GHz 时的峰值增益为 16.8 dB,带宽为 3 dB(50.6 至 67 GHz)。在工作频率范围内,测得的典型噪声系数(NF)为 4.4-6.3 dB。带内输入 1 dB 压缩点 (IP1dB) 在 60 GHz 时为 -13.0 dBm。拟议的 LNA 可在 60 GHz 频率下支持具有 500 MHz 信道带宽的 64-QAM,达到 2.3% 的误差矢量幅度 (EVM)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 60-GHz Current-Reused Cascode Noise-Canceling Low Noise Amplifier
In this brief, a current-reused noise-canceling low noise amplifier (LNA) operating at 60-GHz is proposed. To reduce the noise of cascode at millimeter-wave (mm-wave) frequency, an auxiliary path is introduced to neutralize the extra thermal noise of common-gate (CG) transistor caused by parasitic capacitance. The noise-canceling path is implemented in a current-reused way to prevent an excessive rise in dc power consumption. A size-aggregated self-coupling-canceling transformer is developed to decrease chip area without compromising noise cancellation effectiveness. The proposed cascode noise-canceling LNA is fabricated in a conventional 40-nm CMOS technology. The measurement results show a peak gain of 16.8 dB at 53.6 GHz and a 3-dB bandwidth from 50.6 to 67 GHz. The measured typical noise figure (NF) is 4.4–6.3 dB within the operating frequency range. The in-band input 1-dB compression point (IP1dB) is −13.0 dBm at 60 GHz. The proposed LNA can support 64-QAM with a 500-MHz channel bandwidth at 60 GHz achieving 2.3% Error Vector Magnitude (EVM).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Circuits and Systems II: Express Briefs
IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程:电子与电气
CiteScore
7.90
自引率
20.50%
发文量
883
审稿时长
3.0 months
期刊介绍: TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.
期刊最新文献
Table of Contents IEEE Transactions on Circuits and Systems--II: Express Briefs Publication Information Table of Contents Guest Editorial Special Issue on the 2024 ISICAS: A CAS Journal Track Symposium IEEE Circuits and Systems Society Information
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1