BiNPU:33.0 MOP/s/LUT 二进制神经网络推理处理器,在 28 nm FPGA 中实现 88.26% 的 CIFAR10 精确度和 1.9 Mbit 片上参数

IF 4.6 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-08-08 DOI:10.1109/TCSII.2024.3440965
Gil-Ho Kwak;Tae-Hwan Kim
{"title":"BiNPU:33.0 MOP/s/LUT 二进制神经网络推理处理器,在 28 nm FPGA 中实现 88.26% 的 CIFAR10 精确度和 1.9 Mbit 片上参数","authors":"Gil-Ho Kwak;Tae-Hwan Kim","doi":"10.1109/TCSII.2024.3440965","DOIUrl":null,"url":null,"abstract":"An efficient processor to perform inference of binary neural networks (BNNs) is presented. The proposed processor, named BiNPU, is designed based on a unified architecture that can efficiently process BNN modules of various types, including those with group convolution and global average pooling, in a consistent output-parallel mechanism without resource overhead. Implemented in a 28 nm FPGA, BiNPU shows the resource efficiency as high as 33.0 MOP/s/LUT, 35.3% higher than the previous state-of-the-art processor that supports even fewer module types. BiNPU performs the CIFAR10 classification task achieving 88.26% accuracy with 1.9 Mbit parameters entirely stored in on-chip memories. The BRAM usage for implementing the on-chip memories is rather smaller than those of the previous processors stored some of the parameters in off-chip memories.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"71 11","pages":"4673-4677"},"PeriodicalIF":4.6000,"publicationDate":"2024-08-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"BiNPU: A 33.0 MOP/s/LUT Binary Neural Network Inference Processor Showing 88.26% CIFAR10 Accuracy With 1.9 Mbit On-Chip Parameters in a 28-nm FPGA\",\"authors\":\"Gil-Ho Kwak;Tae-Hwan Kim\",\"doi\":\"10.1109/TCSII.2024.3440965\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An efficient processor to perform inference of binary neural networks (BNNs) is presented. The proposed processor, named BiNPU, is designed based on a unified architecture that can efficiently process BNN modules of various types, including those with group convolution and global average pooling, in a consistent output-parallel mechanism without resource overhead. Implemented in a 28 nm FPGA, BiNPU shows the resource efficiency as high as 33.0 MOP/s/LUT, 35.3% higher than the previous state-of-the-art processor that supports even fewer module types. BiNPU performs the CIFAR10 classification task achieving 88.26% accuracy with 1.9 Mbit parameters entirely stored in on-chip memories. The BRAM usage for implementing the on-chip memories is rather smaller than those of the previous processors stored some of the parameters in off-chip memories.\",\"PeriodicalId\":13101,\"journal\":{\"name\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"volume\":\"71 11\",\"pages\":\"4673-4677\"},\"PeriodicalIF\":4.6000,\"publicationDate\":\"2024-08-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10632073/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10632073/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种用于执行二元神经网络(BNN)推理的高效处理器。所提出的处理器被命名为 BiNPU,它是基于统一架构设计的,能以一致的并行输出机制高效地处理各种类型的 BNN 模块,包括具有群卷积和全局平均池的模块,且无资源开销。BiNPU 采用 28 纳米 FPGA 实现,资源效率高达 33.0 MOP/s/LUT,比之前支持更少模块类型的最先进处理器高出 35.3%。BiNPU 执行 CIFAR10 分类任务的准确率达到 88.26%,1.9 Mbit 的参数完全存储在片上存储器中。与之前将部分参数存储在片外存储器中的处理器相比,实现片内存储器所需的 BRAM 用量更少。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
BiNPU: A 33.0 MOP/s/LUT Binary Neural Network Inference Processor Showing 88.26% CIFAR10 Accuracy With 1.9 Mbit On-Chip Parameters in a 28-nm FPGA
An efficient processor to perform inference of binary neural networks (BNNs) is presented. The proposed processor, named BiNPU, is designed based on a unified architecture that can efficiently process BNN modules of various types, including those with group convolution and global average pooling, in a consistent output-parallel mechanism without resource overhead. Implemented in a 28 nm FPGA, BiNPU shows the resource efficiency as high as 33.0 MOP/s/LUT, 35.3% higher than the previous state-of-the-art processor that supports even fewer module types. BiNPU performs the CIFAR10 classification task achieving 88.26% accuracy with 1.9 Mbit parameters entirely stored in on-chip memories. The BRAM usage for implementing the on-chip memories is rather smaller than those of the previous processors stored some of the parameters in off-chip memories.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Circuits and Systems II: Express Briefs
IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程:电子与电气
CiteScore
7.90
自引率
20.50%
发文量
883
审稿时长
3.0 months
期刊介绍: TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.
期刊最新文献
Table of Contents A 3.5-ppm/°C High-Precision Current Reference for 4–20-mA Transmitters Based on On-Chip Temperature Sensor Hybrid-Polarity Logic Design and an Automated Algorithm for Glitch-Optimized Arithmetic Units Infrared and Visible Multimodal Image Registration Based on Multi-Scale Stationary Velocity Field Characterization of a Realized Bidirectional Spiking Silicon Neuron in 65-nm Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1