带抗 ISI 相位检测器的 0.09-pJ/b/dB 28-Gb/s 数字 CDR

IF 4.6 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-08-07 DOI:10.1109/TCSII.2024.3440584
Suil Kang;Dongwoo Kang;Sinho Lee;Minkyo Shim;Seungha Roh;Sunjin Choi;Kwanseo Park
{"title":"带抗 ISI 相位检测器的 0.09-pJ/b/dB 28-Gb/s 数字 CDR","authors":"Suil Kang;Dongwoo Kang;Sinho Lee;Minkyo Shim;Seungha Roh;Sunjin Choi;Kwanseo Park","doi":"10.1109/TCSII.2024.3440584","DOIUrl":null,"url":null,"abstract":"This brief presents a 28-Gb/s digital clock and data recovery (CDR) with a phase detector (PD) resistant to inter-symbol interference (ISI). The effect of the ISI on the conventional bang-bang PD (BBPD) is examined by an analysis of pattern variations and simulations. The maximum gain of the BBPD is severely decreased as the channel loss increases. To improve the PD gain, the number of consecutive samples used in the BBPD is extended from 3 bits to 5 bits. Moreover, the proposed ISI-resistant PD (IRPD) obtains a further enhancement by utilizing additional patterns generated in high channel loss. As a result, the IRPD achieves a 120% higher PD gain compared to the conventional BBPD in 15-dB channel loss. Fabricated in a 28-nm CMOS technology, the prototype CDR consumes 37.7 mW at 28 Gb/s and achieves a bit error rate (BER) of 10−9 over 15-dB loss.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"71 11","pages":"4618-4622"},"PeriodicalIF":4.6000,"publicationDate":"2024-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 0.09-pJ/b/dB 28-Gb/s Digital CDR With ISI-Resistant Phase Detector\",\"authors\":\"Suil Kang;Dongwoo Kang;Sinho Lee;Minkyo Shim;Seungha Roh;Sunjin Choi;Kwanseo Park\",\"doi\":\"10.1109/TCSII.2024.3440584\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This brief presents a 28-Gb/s digital clock and data recovery (CDR) with a phase detector (PD) resistant to inter-symbol interference (ISI). The effect of the ISI on the conventional bang-bang PD (BBPD) is examined by an analysis of pattern variations and simulations. The maximum gain of the BBPD is severely decreased as the channel loss increases. To improve the PD gain, the number of consecutive samples used in the BBPD is extended from 3 bits to 5 bits. Moreover, the proposed ISI-resistant PD (IRPD) obtains a further enhancement by utilizing additional patterns generated in high channel loss. As a result, the IRPD achieves a 120% higher PD gain compared to the conventional BBPD in 15-dB channel loss. Fabricated in a 28-nm CMOS technology, the prototype CDR consumes 37.7 mW at 28 Gb/s and achieves a bit error rate (BER) of 10−9 over 15-dB loss.\",\"PeriodicalId\":13101,\"journal\":{\"name\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"volume\":\"71 11\",\"pages\":\"4618-4622\"},\"PeriodicalIF\":4.6000,\"publicationDate\":\"2024-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10630666/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10630666/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本简介介绍了一种具有抗符号间干扰(ISI)相位检测器(PD)的 28 Gb/s 数字时钟和数据恢复(CDR)。通过对模式变化的分析和仿真,研究了 ISI 对传统砰砰相位检测器 (BBPD) 的影响。随着信道损耗的增加,BBPD 的最大增益严重下降。为了提高 PD 增益,BBPD 中使用的连续采样数从 3 比特扩展到了 5 比特。此外,拟议的抗 ISI PD(IRPD)通过利用在高信道损耗时产生的额外模式得到了进一步增强。因此,与传统 BBPD 相比,IRPD 在 15 分贝信道损耗条件下的 PD 增益提高了 120%。CDR 原型采用 28 纳米 CMOS 技术制造,在 28 Gb/s 的速率下功耗为 37.7 mW,在 15 分贝损耗条件下误码率 (BER) 为 10-9。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 0.09-pJ/b/dB 28-Gb/s Digital CDR With ISI-Resistant Phase Detector
This brief presents a 28-Gb/s digital clock and data recovery (CDR) with a phase detector (PD) resistant to inter-symbol interference (ISI). The effect of the ISI on the conventional bang-bang PD (BBPD) is examined by an analysis of pattern variations and simulations. The maximum gain of the BBPD is severely decreased as the channel loss increases. To improve the PD gain, the number of consecutive samples used in the BBPD is extended from 3 bits to 5 bits. Moreover, the proposed ISI-resistant PD (IRPD) obtains a further enhancement by utilizing additional patterns generated in high channel loss. As a result, the IRPD achieves a 120% higher PD gain compared to the conventional BBPD in 15-dB channel loss. Fabricated in a 28-nm CMOS technology, the prototype CDR consumes 37.7 mW at 28 Gb/s and achieves a bit error rate (BER) of 10−9 over 15-dB loss.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Circuits and Systems II: Express Briefs
IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程:电子与电气
CiteScore
7.90
自引率
20.50%
发文量
883
审稿时长
3.0 months
期刊介绍: TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.
期刊最新文献
Table of Contents A 3.5-ppm/°C High-Precision Current Reference for 4–20-mA Transmitters Based on On-Chip Temperature Sensor Hybrid-Polarity Logic Design and an Automated Algorithm for Glitch-Optimized Arithmetic Units Infrared and Visible Multimodal Image Registration Based on Multi-Scale Stationary Velocity Field Characterization of a Realized Bidirectional Spiking Silicon Neuron in 65-nm Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1