Suil Kang;Dongwoo Kang;Sinho Lee;Minkyo Shim;Seungha Roh;Sunjin Choi;Kwanseo Park
{"title":"带抗 ISI 相位检测器的 0.09-pJ/b/dB 28-Gb/s 数字 CDR","authors":"Suil Kang;Dongwoo Kang;Sinho Lee;Minkyo Shim;Seungha Roh;Sunjin Choi;Kwanseo Park","doi":"10.1109/TCSII.2024.3440584","DOIUrl":null,"url":null,"abstract":"This brief presents a 28-Gb/s digital clock and data recovery (CDR) with a phase detector (PD) resistant to inter-symbol interference (ISI). The effect of the ISI on the conventional bang-bang PD (BBPD) is examined by an analysis of pattern variations and simulations. The maximum gain of the BBPD is severely decreased as the channel loss increases. To improve the PD gain, the number of consecutive samples used in the BBPD is extended from 3 bits to 5 bits. Moreover, the proposed ISI-resistant PD (IRPD) obtains a further enhancement by utilizing additional patterns generated in high channel loss. As a result, the IRPD achieves a 120% higher PD gain compared to the conventional BBPD in 15-dB channel loss. Fabricated in a 28-nm CMOS technology, the prototype CDR consumes 37.7 mW at 28 Gb/s and achieves a bit error rate (BER) of 10−9 over 15-dB loss.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"71 11","pages":"4618-4622"},"PeriodicalIF":4.6000,"publicationDate":"2024-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 0.09-pJ/b/dB 28-Gb/s Digital CDR With ISI-Resistant Phase Detector\",\"authors\":\"Suil Kang;Dongwoo Kang;Sinho Lee;Minkyo Shim;Seungha Roh;Sunjin Choi;Kwanseo Park\",\"doi\":\"10.1109/TCSII.2024.3440584\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This brief presents a 28-Gb/s digital clock and data recovery (CDR) with a phase detector (PD) resistant to inter-symbol interference (ISI). The effect of the ISI on the conventional bang-bang PD (BBPD) is examined by an analysis of pattern variations and simulations. The maximum gain of the BBPD is severely decreased as the channel loss increases. To improve the PD gain, the number of consecutive samples used in the BBPD is extended from 3 bits to 5 bits. Moreover, the proposed ISI-resistant PD (IRPD) obtains a further enhancement by utilizing additional patterns generated in high channel loss. As a result, the IRPD achieves a 120% higher PD gain compared to the conventional BBPD in 15-dB channel loss. Fabricated in a 28-nm CMOS technology, the prototype CDR consumes 37.7 mW at 28 Gb/s and achieves a bit error rate (BER) of 10−9 over 15-dB loss.\",\"PeriodicalId\":13101,\"journal\":{\"name\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"volume\":\"71 11\",\"pages\":\"4618-4622\"},\"PeriodicalIF\":4.6000,\"publicationDate\":\"2024-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10630666/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10630666/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
A 0.09-pJ/b/dB 28-Gb/s Digital CDR With ISI-Resistant Phase Detector
This brief presents a 28-Gb/s digital clock and data recovery (CDR) with a phase detector (PD) resistant to inter-symbol interference (ISI). The effect of the ISI on the conventional bang-bang PD (BBPD) is examined by an analysis of pattern variations and simulations. The maximum gain of the BBPD is severely decreased as the channel loss increases. To improve the PD gain, the number of consecutive samples used in the BBPD is extended from 3 bits to 5 bits. Moreover, the proposed ISI-resistant PD (IRPD) obtains a further enhancement by utilizing additional patterns generated in high channel loss. As a result, the IRPD achieves a 120% higher PD gain compared to the conventional BBPD in 15-dB channel loss. Fabricated in a 28-nm CMOS technology, the prototype CDR consumes 37.7 mW at 28 Gb/s and achieves a bit error rate (BER) of 10−9 over 15-dB loss.
期刊介绍:
TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes:
Circuits: Analog, Digital and Mixed Signal Circuits and Systems
Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic
Circuits and Systems, Power Electronics and Systems
Software for Analog-and-Logic Circuits and Systems
Control aspects of Circuits and Systems.