在 300 毫米晶圆上定向蚀刻用于互连应用的无屏障镍铝线

IF 4.1 2区工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Electron Device Letters Pub Date : 2024-08-23 DOI:10.1109/LED.2024.3449219

Souvik Kundu;J.-P. Soulié;G. Marti;F. U. Okudur;Shreya Kundu;L. Souriau;F. Lazzarino;G. Murdoch;S. Park;Z. Tőkei

{"title":"在 300 毫米晶圆上定向蚀刻用于互连应用的无屏障镍铝线","authors":"Souvik Kundu;J.-P. Soulié;G. Marti;F. U. Okudur;Shreya Kundu;L. Souriau;F. Lazzarino;G. Murdoch;S. Park;Z. Tőkei","doi":"10.1109/LED.2024.3449219","DOIUrl":null,"url":null,"abstract":"This letter demonstrates the functionality of barrier-less 20nm NiAl for 100nm metal pitch interconnects fabricated on 300mm full wafers. We have developed an industry-relevant integration route consisting of a SiN hard mask patterned by reactive ion etching and directional NiAl etching by ion beam etch techniques. The resistivity for NiAl is found to be close to Ru, along with 99% electrical yield, impressive uniformity across the full wafer, and no bridging or line collapsing was observed.","PeriodicalId":13198,"journal":{"name":"IEEE Electron Device Letters","volume":"45 10","pages":"2033-2035"},"PeriodicalIF":4.1000,"publicationDate":"2024-08-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Directional Etching of Barrierless NiAl Lines on 300-mm Wafers for Interconnects Applications\",\"authors\":\"Souvik Kundu;J.-P. Soulié;G. Marti;F. U. Okudur;Shreya Kundu;L. Souriau;F. Lazzarino;G. Murdoch;S. Park;Z. Tőkei\",\"doi\":\"10.1109/LED.2024.3449219\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This letter demonstrates the functionality of barrier-less 20nm NiAl for 100nm metal pitch interconnects fabricated on 300mm full wafers. We have developed an industry-relevant integration route consisting of a SiN hard mask patterned by reactive ion etching and directional NiAl etching by ion beam etch techniques. The resistivity for NiAl is found to be close to Ru, along with 99% electrical yield, impressive uniformity across the full wafer, and no bridging or line collapsing was observed.\",\"PeriodicalId\":13198,\"journal\":{\"name\":\"IEEE Electron Device Letters\",\"volume\":\"45 10\",\"pages\":\"2033-2035\"},\"PeriodicalIF\":4.1000,\"publicationDate\":\"2024-08-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Electron Device Letters\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10644050/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Electron Device Letters","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10644050/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

摘要

这封信展示了在 300 毫米全晶圆上制造 100nm 金属间距互连器件的 20nm 无屏障 NiAl 的功能。我们开发了一种与工业相关的集成路线，包括通过反应离子蚀刻技术对 SiN 硬掩模进行图案化，以及通过离子束蚀刻技术对 NiAl 进行定向蚀刻。结果发现，NiAl 的电阻率接近 Ru，电子成品率达到 99%，整个晶片的均匀性令人印象深刻，而且没有观察到桥接或线路塌陷现象。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Directional Etching of Barrierless NiAl Lines on 300-mm Wafers for Interconnects Applications

This letter demonstrates the functionality of barrier-less 20nm NiAl for 100nm metal pitch interconnects fabricated on 300mm full wafers. We have developed an industry-relevant integration route consisting of a SiN hard mask patterned by reactive ion etching and directional NiAl etching by ion beam etch techniques. The resistivity for NiAl is found to be close to Ru, along with 99% electrical yield, impressive uniformity across the full wafer, and no bridging or line collapsing was observed.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

IEEE Electron Device Letters 工程技术-工程：电子与电气

CiteScore

8.20

自引率

10.20%

发文量

551

审稿时长

1.4 months

期刊介绍： IEEE Electron Device Letters publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors.

期刊最新文献

Table of Contents Front Cover IEEE Electron Device Letters Publication Information IEEE Electron Device Letters Information for Authors Special Issue on Intelligent Sensor Systems for the IEEE Journal of Electron Devices