28 纳米全集成 5510-μm² 工艺监控器和阈值电压提取电路

IF 2.2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE IEEE Solid-State Circuits Letters Pub Date : 2024-09-11 DOI:10.1109/LSSC.2024.3457768
Ido Shpernat;Asaf Feldman;Joseph Shor
{"title":"28 纳米全集成 5510-μm² 工艺监控器和阈值电压提取电路","authors":"Ido Shpernat;Asaf Feldman;Joseph Shor","doi":"10.1109/LSSC.2024.3457768","DOIUrl":null,"url":null,"abstract":"A new architecture of an on-die process monitor circuit is demonstrated in 28 nm. The proposed circuit can extract the threshold voltage, \n<inline-formula> <tex-math>$V_{\\mathrm { TH,}}$ </tex-math></inline-formula>\n and random mismatch of a transistor using multiple extraction methods, including the second derivative method. A sigma-delta modulator analog-to-digital converter samples the output to enable on-die processing of the results. A \n<inline-formula> <tex-math>$V_{\\mathrm { DS}}$ </tex-math></inline-formula>\n voltage control loop enables \n<inline-formula> <tex-math>$V_{\\mathrm { TH}}$ </tex-math></inline-formula>\n extraction in both the linear and saturation regions of the device. The circuit has a compact area of \n<inline-formula> <tex-math>$5510~\\mu $ </tex-math></inline-formula>\nm2.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":null,"pages":null},"PeriodicalIF":2.2000,"publicationDate":"2024-09-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Fully Integrated 5510-μm² Process Monitor and Threshold Voltage Extractor Circuit in 28 nm\",\"authors\":\"Ido Shpernat;Asaf Feldman;Joseph Shor\",\"doi\":\"10.1109/LSSC.2024.3457768\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new architecture of an on-die process monitor circuit is demonstrated in 28 nm. The proposed circuit can extract the threshold voltage, \\n<inline-formula> <tex-math>$V_{\\\\mathrm { TH,}}$ </tex-math></inline-formula>\\n and random mismatch of a transistor using multiple extraction methods, including the second derivative method. A sigma-delta modulator analog-to-digital converter samples the output to enable on-die processing of the results. A \\n<inline-formula> <tex-math>$V_{\\\\mathrm { DS}}$ </tex-math></inline-formula>\\n voltage control loop enables \\n<inline-formula> <tex-math>$V_{\\\\mathrm { TH}}$ </tex-math></inline-formula>\\n extraction in both the linear and saturation regions of the device. The circuit has a compact area of \\n<inline-formula> <tex-math>$5510~\\\\mu $ </tex-math></inline-formula>\\nm2.\",\"PeriodicalId\":13032,\"journal\":{\"name\":\"IEEE Solid-State Circuits Letters\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":2.2000,\"publicationDate\":\"2024-09-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Solid-State Circuits Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10677414/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10677414/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

摘要

演示了 28 纳米晶圆上工艺监控电路的新架构。所提出的电路可以使用多种提取方法(包括二次导数法)提取阈值电压、$V_{\mathrm { TH,}}$ 和晶体管的随机失配。Σ-Δ调制器模数转换器对输出进行采样,以便对结果进行片上处理。一个 $V_{\mathrm { DS}}$ 电压控制环路可在器件的线性和饱和区进行 $V_{\mathrm { TH}}$ 提取。电路面积仅为 5510~\mu $ m2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Fully Integrated 5510-μm² Process Monitor and Threshold Voltage Extractor Circuit in 28 nm
A new architecture of an on-die process monitor circuit is demonstrated in 28 nm. The proposed circuit can extract the threshold voltage, $V_{\mathrm { TH,}}$ and random mismatch of a transistor using multiple extraction methods, including the second derivative method. A sigma-delta modulator analog-to-digital converter samples the output to enable on-die processing of the results. A $V_{\mathrm { DS}}$ voltage control loop enables $V_{\mathrm { TH}}$ extraction in both the linear and saturation regions of the device. The circuit has a compact area of $5510~\mu $ m2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
期刊最新文献
0.6-V, μW-Power Four-Stage OTA With Minimal Components, and 100× Load Range Broadband GaN MMIC Doherty Power Amplifier Using Compact Short-Circuited Coupler A 12 V Compliant Multichannel Dual Mode Neural Stimulator With 0.004% Charge Mismatch and a 4×VDD Tolerant On-Chip Discharge Switch in Low-Voltage CMOS A 14 nm MRAM-Based Multi-bit Analog In-Memory Computing With Process-Variation Calibration for 72 Macros-Based Accelerator S2D-CIM: SRAM-Based Systolic Digital Compute-in-Memory Framework With Domino Data Path Supporting Flexible Vector Operation and 2-D Weight Update
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1