带三次谐波电流增强输入缓冲器的 5.4-7.4 GHz 超低抖动注入锁定频率三倍频器

IF 4 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Circuits and Systems II: Express Briefs Pub Date : 2024-08-20 DOI:10.1109/TCSII.2024.3446728
Sonam Sadhukhan;Arpan Thakkar;Pranav Kumar;Saurabh Saxena
{"title":"带三次谐波电流增强输入缓冲器的 5.4-7.4 GHz 超低抖动注入锁定频率三倍频器","authors":"Sonam Sadhukhan;Arpan Thakkar;Pranav Kumar;Saurabh Saxena","doi":"10.1109/TCSII.2024.3446728","DOIUrl":null,"url":null,"abstract":"We present a 5.4-to-7.4 GHz injection-locked frequency tripler (ILFT) with enhanced \n<inline-formula> <tex-math>$3^{rd}$ </tex-math></inline-formula>\n harmonic injection using collector-to-base transformer-coupled input buffer. Regenerative feedback in the input buffer using a collector-to-base coupled transformer provides up to 2x improvement in the locking range of the ILFT compared to a conventional ILFT. Fabricated in \n<inline-formula> <tex-math>$0.13~\\mu $ </tex-math></inline-formula>\n m BiCMOS technology, the tripler exhibits a jitter tracking bandwidth, \n<inline-formula> <tex-math>$\\omega _{JTB}$ </tex-math></inline-formula>\n of 20 MHz. Due to its optimal jitter tracking bandwidth, the tripler filters the input noise beyond the \n<inline-formula> <tex-math>$\\omega _{JTB}$ </tex-math></inline-formula>\n and effectively suppresses the free-running oscillator’s phase noise below \n<inline-formula> <tex-math>$\\omega _{JTB}$ </tex-math></inline-formula>\n. We achieve an output rms jitter of 33.6 fs for an input rms jitter of 68 fs over a bandwidth of [1k-100MHz]. The ILFT demonstrates a good sub-harmonic rejection ratio, SHRR of 51 dB and 48 dB for fundamental and second harmonic, respectively.","PeriodicalId":13101,"journal":{"name":"IEEE Transactions on Circuits and Systems II: Express Briefs","volume":"71 11","pages":"4693-4697"},"PeriodicalIF":4.0000,"publicationDate":"2024-08-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 5.4-7.4 GHz Ultra-Low Jitter Injection-Locked Frequency Tripler With 3rd Harmonic Current Boosting Input Buffer\",\"authors\":\"Sonam Sadhukhan;Arpan Thakkar;Pranav Kumar;Saurabh Saxena\",\"doi\":\"10.1109/TCSII.2024.3446728\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a 5.4-to-7.4 GHz injection-locked frequency tripler (ILFT) with enhanced \\n<inline-formula> <tex-math>$3^{rd}$ </tex-math></inline-formula>\\n harmonic injection using collector-to-base transformer-coupled input buffer. Regenerative feedback in the input buffer using a collector-to-base coupled transformer provides up to 2x improvement in the locking range of the ILFT compared to a conventional ILFT. Fabricated in \\n<inline-formula> <tex-math>$0.13~\\\\mu $ </tex-math></inline-formula>\\n m BiCMOS technology, the tripler exhibits a jitter tracking bandwidth, \\n<inline-formula> <tex-math>$\\\\omega _{JTB}$ </tex-math></inline-formula>\\n of 20 MHz. Due to its optimal jitter tracking bandwidth, the tripler filters the input noise beyond the \\n<inline-formula> <tex-math>$\\\\omega _{JTB}$ </tex-math></inline-formula>\\n and effectively suppresses the free-running oscillator’s phase noise below \\n<inline-formula> <tex-math>$\\\\omega _{JTB}$ </tex-math></inline-formula>\\n. We achieve an output rms jitter of 33.6 fs for an input rms jitter of 68 fs over a bandwidth of [1k-100MHz]. The ILFT demonstrates a good sub-harmonic rejection ratio, SHRR of 51 dB and 48 dB for fundamental and second harmonic, respectively.\",\"PeriodicalId\":13101,\"journal\":{\"name\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"volume\":\"71 11\",\"pages\":\"4693-4697\"},\"PeriodicalIF\":4.0000,\"publicationDate\":\"2024-08-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Circuits and Systems II: Express Briefs\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10640163/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Circuits and Systems II: Express Briefs","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10640163/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

我们提出了一种 5.4 至 7.4 GHz 注入锁定频率三倍频器 (ILFT),利用集电极到基极变压器耦合输入缓冲器增强了 3^{rd}$ 谐波注入。在输入缓冲器中使用集电极到基极耦合变压器的再生反馈,使 ILFT 的锁定范围比传统 ILFT 提高了 2 倍。该三路分解器采用 0.13~\mu $ m BiCMOS 技术制造,抖动跟踪带宽为 20 MHz。由于具有最佳的抖动跟踪带宽,三路耦合器可以过滤超过 $\omega _{JTB}$ 的输入噪声,并有效抑制低于 $\omega _{JTB}$ 的自由运行振荡器相位噪声。在[1k-100MHz]带宽内,输入均方根抖动为 68 fs 时,输出均方根抖动为 33.6 fs。ILFT 具有良好的次谐波抑制比,基波和二次谐波的次谐波抑制比分别为 51 dB 和 48 dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 5.4-7.4 GHz Ultra-Low Jitter Injection-Locked Frequency Tripler With 3rd Harmonic Current Boosting Input Buffer
We present a 5.4-to-7.4 GHz injection-locked frequency tripler (ILFT) with enhanced $3^{rd}$ harmonic injection using collector-to-base transformer-coupled input buffer. Regenerative feedback in the input buffer using a collector-to-base coupled transformer provides up to 2x improvement in the locking range of the ILFT compared to a conventional ILFT. Fabricated in $0.13~\mu $ m BiCMOS technology, the tripler exhibits a jitter tracking bandwidth, $\omega _{JTB}$ of 20 MHz. Due to its optimal jitter tracking bandwidth, the tripler filters the input noise beyond the $\omega _{JTB}$ and effectively suppresses the free-running oscillator’s phase noise below $\omega _{JTB}$ . We achieve an output rms jitter of 33.6 fs for an input rms jitter of 68 fs over a bandwidth of [1k-100MHz]. The ILFT demonstrates a good sub-harmonic rejection ratio, SHRR of 51 dB and 48 dB for fundamental and second harmonic, respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Circuits and Systems II: Express Briefs
IEEE Transactions on Circuits and Systems II: Express Briefs 工程技术-工程:电子与电气
CiteScore
7.90
自引率
20.50%
发文量
883
审稿时长
3.0 months
期刊介绍: TCAS II publishes brief papers in the field specified by the theory, analysis, design, and practical implementations of circuits, and the application of circuit techniques to systems and to signal processing. Included is the whole spectrum from basic scientific theory to industrial applications. The field of interest covered includes: Circuits: Analog, Digital and Mixed Signal Circuits and Systems Nonlinear Circuits and Systems, Integrated Sensors, MEMS and Systems on Chip, Nanoscale Circuits and Systems, Optoelectronic Circuits and Systems, Power Electronics and Systems Software for Analog-and-Logic Circuits and Systems Control aspects of Circuits and Systems.
期刊最新文献
Table of Contents Guest Editorial Special Issue on the 2024 ISICAS: A CAS Journal Track Symposium IEEE Circuits and Systems Society Information IEEE Transactions on Circuits and Systems--II: Express Briefs Publication Information A 4.3 GS/s Time-Interleaved ΔΣ DAC With Temperature-Insensitive Bias and Harmonic Cancellation for Qubit Control
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1