利用低成本混合湿转移法改善MoS 2场效应晶体管范德华源/漏触点形成的电均匀性和性能

IF 2.9 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Electron Devices Pub Date : 2024-11-12 DOI:10.1109/TED.2024.3487821
Yu Heng Deng;Rui Su;Weichao Jiang;Hao Sun;Qing He Wang;Lu Liu;Jingping Xu;Peter T. Lai
{"title":"利用低成本混合湿转移法改善MoS 2场效应晶体管范德华源/漏触点形成的电均匀性和性能","authors":"Yu Heng Deng;Rui Su;Weichao Jiang;Hao Sun;Qing He Wang;Lu Liu;Jingping Xu;Peter T. Lai","doi":"10.1109/TED.2024.3487821","DOIUrl":null,"url":null,"abstract":"A hybrid wet transfer method for the fabrication of MoS2 field-effect transistor (FET) array is demonstrated by using polymethyl methacrylate (PMMA) support and hydrofluoric (HF) assistance, which significantly reduces the fabrication complexity and cost. The MoS2FET array is fabricated with amorphous HfO2 as a gate dielectric, undoped CVD monolayer MoS2 as a conduction channel, and Ag as source/drain (S/D) electrodes. Transmission electron microscopy, Raman spectroscopy, and photoluminescence spectrum confirm the integrity of the monolayer MoS2 film and the well-fit, damage-free interface between MoS2 and Ag or HfO2, demonstrating the feasibility of this transfer method. The FET exhibits an impressive on-off current ratio of up to \n<inline-formula> <tex-math>$3.1 \\times 10^{{8}}$ </tex-math></inline-formula>\n at a drain voltage (\n<inline-formula> <tex-math>${V}_{\\text {DS}}$ </tex-math></inline-formula>\n) of 1 V and a substantial on-current up to \n<inline-formula> <tex-math>$271 \\; \\mu $ </tex-math></inline-formula>\nA\n<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>\nm\n<inline-formula> <tex-math>$^{-{1}}$ </tex-math></inline-formula>\n at \n<inline-formula> <tex-math>${V}_{\\text {DS}} = 3$ </tex-math></inline-formula>\n V and gate voltage = 5 V. The electrical measurements of 200 transistors show a low threshold voltage of 0.72 V with a standard deviation of 0.17 V and a high field-effect mobility of 69.9 cm\n<inline-formula> <tex-math>$^{{2}}\\cdot \\text {V}^{-{1}}\\cdot \\text {s}^{-{1}}$ </tex-math></inline-formula>\n with a standard deviation of 9.8 cm\n<inline-formula> <tex-math>$^{{2}}\\cdot \\text {V}^{-{1}}\\cdot \\text {s}^{-{1}}$ </tex-math></inline-formula>\n. Furthermore, the devices exhibit a low contact resistance of 1.49 k\n<inline-formula> <tex-math>$\\Omega \\cdot \\mu $ </tex-math></inline-formula>\nm with a standard deviation of 0.33 k\n<inline-formula> <tex-math>$\\Omega $ </tex-math></inline-formula>\n, indicating good electrical uniformity and exceptional performance for the Ag S/D electrodes.","PeriodicalId":13092,"journal":{"name":"IEEE Transactions on Electron Devices","volume":"71 12","pages":"7943-7947"},"PeriodicalIF":2.9000,"publicationDate":"2024-11-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Improved Electrical Uniformity and Performance via Low-Cost Hybrid Wet Transfer Method for van der Waals Source/Drain Contact Formation in MoS₂ Field-Effect Transistors\",\"authors\":\"Yu Heng Deng;Rui Su;Weichao Jiang;Hao Sun;Qing He Wang;Lu Liu;Jingping Xu;Peter T. Lai\",\"doi\":\"10.1109/TED.2024.3487821\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A hybrid wet transfer method for the fabrication of MoS2 field-effect transistor (FET) array is demonstrated by using polymethyl methacrylate (PMMA) support and hydrofluoric (HF) assistance, which significantly reduces the fabrication complexity and cost. The MoS2FET array is fabricated with amorphous HfO2 as a gate dielectric, undoped CVD monolayer MoS2 as a conduction channel, and Ag as source/drain (S/D) electrodes. Transmission electron microscopy, Raman spectroscopy, and photoluminescence spectrum confirm the integrity of the monolayer MoS2 film and the well-fit, damage-free interface between MoS2 and Ag or HfO2, demonstrating the feasibility of this transfer method. The FET exhibits an impressive on-off current ratio of up to \\n<inline-formula> <tex-math>$3.1 \\\\times 10^{{8}}$ </tex-math></inline-formula>\\n at a drain voltage (\\n<inline-formula> <tex-math>${V}_{\\\\text {DS}}$ </tex-math></inline-formula>\\n) of 1 V and a substantial on-current up to \\n<inline-formula> <tex-math>$271 \\\\; \\\\mu $ </tex-math></inline-formula>\\nA\\n<inline-formula> <tex-math>$\\\\mu $ </tex-math></inline-formula>\\nm\\n<inline-formula> <tex-math>$^{-{1}}$ </tex-math></inline-formula>\\n at \\n<inline-formula> <tex-math>${V}_{\\\\text {DS}} = 3$ </tex-math></inline-formula>\\n V and gate voltage = 5 V. The electrical measurements of 200 transistors show a low threshold voltage of 0.72 V with a standard deviation of 0.17 V and a high field-effect mobility of 69.9 cm\\n<inline-formula> <tex-math>$^{{2}}\\\\cdot \\\\text {V}^{-{1}}\\\\cdot \\\\text {s}^{-{1}}$ </tex-math></inline-formula>\\n with a standard deviation of 9.8 cm\\n<inline-formula> <tex-math>$^{{2}}\\\\cdot \\\\text {V}^{-{1}}\\\\cdot \\\\text {s}^{-{1}}$ </tex-math></inline-formula>\\n. Furthermore, the devices exhibit a low contact resistance of 1.49 k\\n<inline-formula> <tex-math>$\\\\Omega \\\\cdot \\\\mu $ </tex-math></inline-formula>\\nm with a standard deviation of 0.33 k\\n<inline-formula> <tex-math>$\\\\Omega $ </tex-math></inline-formula>\\n, indicating good electrical uniformity and exceptional performance for the Ag S/D electrodes.\",\"PeriodicalId\":13092,\"journal\":{\"name\":\"IEEE Transactions on Electron Devices\",\"volume\":\"71 12\",\"pages\":\"7943-7947\"},\"PeriodicalIF\":2.9000,\"publicationDate\":\"2024-11-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Electron Devices\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10750447/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Electron Devices","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10750447/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

采用聚甲基丙烯酸甲酯(PMMA)为载体,氢氟酸(HF)为助剂,提出了一种制备MoS2场效应晶体管(FET)阵列的混合湿转移方法,大大降低了制备的复杂性和成本。该MoS2FET阵列采用非晶态HfO2作为栅极介质,未掺杂CVD单层MoS2作为导通通道,Ag作为源极/漏极(S/D)电极。透射电子显微镜、拉曼光谱和光致发光光谱证实了MoS2单层膜的完整性,以及MoS2与Ag或HfO2之间良好贴合、无损伤的界面,证明了该转移方法的可行性。在漏极电压(${V}_{\text {DS}}$)为1 V时,FET的通断电流比高达$3.1 \times 10^{{8}}$,在${V}_{\text {DS}} = 3$ V和栅极电压= 5 V时,通断电流高达$271 \; \mu $ a $\mu $ m $^{-{1}}$。对200个晶体管的电学测量结果表明,其阈值电压为0.72 V,标准差为0.17 V,场效应迁移率为69.9 cm $^{{2}}\cdot \text {V}^{-{1}}\cdot \text {s}^{-{1}}$,标准差为9.8 cm $^{{2}}\cdot \text {V}^{-{1}}\cdot \text {s}^{-{1}}$。此外,该器件具有1.49 k $\Omega \cdot \mu $ m的低接触电阻,标准偏差为0.33 k $\Omega $,表明银S/D电极具有良好的电均匀性和卓越的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Improved Electrical Uniformity and Performance via Low-Cost Hybrid Wet Transfer Method for van der Waals Source/Drain Contact Formation in MoS₂ Field-Effect Transistors
A hybrid wet transfer method for the fabrication of MoS2 field-effect transistor (FET) array is demonstrated by using polymethyl methacrylate (PMMA) support and hydrofluoric (HF) assistance, which significantly reduces the fabrication complexity and cost. The MoS2FET array is fabricated with amorphous HfO2 as a gate dielectric, undoped CVD monolayer MoS2 as a conduction channel, and Ag as source/drain (S/D) electrodes. Transmission electron microscopy, Raman spectroscopy, and photoluminescence spectrum confirm the integrity of the monolayer MoS2 film and the well-fit, damage-free interface between MoS2 and Ag or HfO2, demonstrating the feasibility of this transfer method. The FET exhibits an impressive on-off current ratio of up to $3.1 \times 10^{{8}}$ at a drain voltage ( ${V}_{\text {DS}}$ ) of 1 V and a substantial on-current up to $271 \; \mu $ A $\mu $ m $^{-{1}}$ at ${V}_{\text {DS}} = 3$ V and gate voltage = 5 V. The electrical measurements of 200 transistors show a low threshold voltage of 0.72 V with a standard deviation of 0.17 V and a high field-effect mobility of 69.9 cm $^{{2}}\cdot \text {V}^{-{1}}\cdot \text {s}^{-{1}}$ with a standard deviation of 9.8 cm $^{{2}}\cdot \text {V}^{-{1}}\cdot \text {s}^{-{1}}$ . Furthermore, the devices exhibit a low contact resistance of 1.49 k $\Omega \cdot \mu $ m with a standard deviation of 0.33 k $\Omega $ , indicating good electrical uniformity and exceptional performance for the Ag S/D electrodes.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Electron Devices
IEEE Transactions on Electron Devices 工程技术-工程:电子与电气
CiteScore
5.80
自引率
16.10%
发文量
937
审稿时长
3.8 months
期刊介绍: IEEE Transactions on Electron Devices publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors. Tutorial and review papers on these subjects are also published and occasional special issues appear to present a collection of papers which treat particular areas in more depth and breadth.
期刊最新文献
Table of Contents IEEE ELECTRON DEVICES SOCIETY IEEE Transactions on Electron Devices Information for Authors Advanced Bragg Resonator Integration for Enhanced Bandwidth and Stability in G-Band TWT With Staggered Double Vane Structure In-Circuit Inductance Measurement to Correct the Single-Pulse Avalanche Energy (Eas) of Transistor Under the Unclamped Inductive-Switching (UIS) Test
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1