具有蚀刻靶层和高选择性蚀刻技术的高产率增强模式GaN p-FET

IF 2.9 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Electron Devices Pub Date : 2024-11-27 DOI:10.1109/TED.2024.3493056
Xuanming Zhang;Yuanlei Zhang;Jiachen Duan;Zhiwei Sun;Weisheng Wang;Ye Liang;Xuelin Yang;Lisheng Zhang;Zhenghao Chen;Jie Zhang;Kain Lu Low;Wen Liu
{"title":"具有蚀刻靶层和高选择性蚀刻技术的高产率增强模式GaN p-FET","authors":"Xuanming Zhang;Yuanlei Zhang;Jiachen Duan;Zhiwei Sun;Weisheng Wang;Ye Liang;Xuelin Yang;Lisheng Zhang;Zhenghao Chen;Jie Zhang;Kain Lu Low;Wen Liu","doi":"10.1109/TED.2024.3493056","DOIUrl":null,"url":null,"abstract":"This article presents the enhancement-mode (E-mode) GaN p-channel heterojunction field-effect transistors (p-FETs) with p-Al0.05Ga0.95N etching-target layer (ETL). The optimized high-selectivity etching technique achieves an etch rate of approximately 1 nm/min for p-GaN, while also generating a selectivity ratio of 4:1 between p-GaN and p-Al0.05Ga0.95N. High-yield E-mode p-FET with ETL has been obtained as the etching process window was expanded to 10 min. The devices achieved the characteristics of a threshold voltage (\n<inline-formula> <tex-math>${V}_{\\text {th}}$ </tex-math></inline-formula>\n) of −1.15 V and a maximum current density (\n<inline-formula> <tex-math>${I}_{{D},\\max }$ </tex-math></inline-formula>\n) of 6.16 mA/mm. Furthermore, the characteristics of multiple devices demonstrate the high consistency and reproducibility of p-FETs’ \n<inline-formula> <tex-math>${V}_{\\text {th}}$ </tex-math></inline-formula>\n and \n<inline-formula> <tex-math>${I}_{\\text {ON}}$ </tex-math></inline-formula>\n, thus providing significant opportunities for developing complementary circuit integration.","PeriodicalId":13092,"journal":{"name":"IEEE Transactions on Electron Devices","volume":"72 1","pages":"312-316"},"PeriodicalIF":2.9000,"publicationDate":"2024-11-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"High-Yield Enhancement-Mode GaN p-FET With Etching-Target Layer and High-Selectivity Etching Techniques\",\"authors\":\"Xuanming Zhang;Yuanlei Zhang;Jiachen Duan;Zhiwei Sun;Weisheng Wang;Ye Liang;Xuelin Yang;Lisheng Zhang;Zhenghao Chen;Jie Zhang;Kain Lu Low;Wen Liu\",\"doi\":\"10.1109/TED.2024.3493056\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article presents the enhancement-mode (E-mode) GaN p-channel heterojunction field-effect transistors (p-FETs) with p-Al0.05Ga0.95N etching-target layer (ETL). The optimized high-selectivity etching technique achieves an etch rate of approximately 1 nm/min for p-GaN, while also generating a selectivity ratio of 4:1 between p-GaN and p-Al0.05Ga0.95N. High-yield E-mode p-FET with ETL has been obtained as the etching process window was expanded to 10 min. The devices achieved the characteristics of a threshold voltage (\\n<inline-formula> <tex-math>${V}_{\\\\text {th}}$ </tex-math></inline-formula>\\n) of −1.15 V and a maximum current density (\\n<inline-formula> <tex-math>${I}_{{D},\\\\max }$ </tex-math></inline-formula>\\n) of 6.16 mA/mm. Furthermore, the characteristics of multiple devices demonstrate the high consistency and reproducibility of p-FETs’ \\n<inline-formula> <tex-math>${V}_{\\\\text {th}}$ </tex-math></inline-formula>\\n and \\n<inline-formula> <tex-math>${I}_{\\\\text {ON}}$ </tex-math></inline-formula>\\n, thus providing significant opportunities for developing complementary circuit integration.\",\"PeriodicalId\":13092,\"journal\":{\"name\":\"IEEE Transactions on Electron Devices\",\"volume\":\"72 1\",\"pages\":\"312-316\"},\"PeriodicalIF\":2.9000,\"publicationDate\":\"2024-11-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Electron Devices\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10769023/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Electron Devices","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10769023/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种具有p-Al0.05Ga0.95N蚀刻靶层(ETL)的增强型(E-mode) GaN p沟道异质结场效应晶体管(p- fet)。优化后的高选择性蚀刻技术对p-GaN的蚀刻速率约为1 nm/min,同时p-GaN和p-Al0.05Ga0.95N之间的选择性比为4:1。当刻蚀过程窗口扩展到10 min时,获得了具有ETL的高产量e模p-FET。器件的阈值电压(${V}_{\text {th}}$)为- 1.15 V,最大电流密度(${I}_{{D},\max}$)为6.16 mA/mm。此外,多器件的特性证明了p- fet的${V}_{\text {th}}$和${I}_{\text {ON}}$的高一致性和可重复性,从而为开发互补电路集成提供了重要的机会。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
High-Yield Enhancement-Mode GaN p-FET With Etching-Target Layer and High-Selectivity Etching Techniques
This article presents the enhancement-mode (E-mode) GaN p-channel heterojunction field-effect transistors (p-FETs) with p-Al0.05Ga0.95N etching-target layer (ETL). The optimized high-selectivity etching technique achieves an etch rate of approximately 1 nm/min for p-GaN, while also generating a selectivity ratio of 4:1 between p-GaN and p-Al0.05Ga0.95N. High-yield E-mode p-FET with ETL has been obtained as the etching process window was expanded to 10 min. The devices achieved the characteristics of a threshold voltage ( ${V}_{\text {th}}$ ) of −1.15 V and a maximum current density ( ${I}_{{D},\max }$ ) of 6.16 mA/mm. Furthermore, the characteristics of multiple devices demonstrate the high consistency and reproducibility of p-FETs’ ${V}_{\text {th}}$ and ${I}_{\text {ON}}$ , thus providing significant opportunities for developing complementary circuit integration.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Electron Devices
IEEE Transactions on Electron Devices 工程技术-工程:电子与电气
CiteScore
5.80
自引率
16.10%
发文量
937
审稿时长
3.8 months
期刊介绍: IEEE Transactions on Electron Devices publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors. Tutorial and review papers on these subjects are also published and occasional special issues appear to present a collection of papers which treat particular areas in more depth and breadth.
期刊最新文献
Table of Contents IEEE ELECTRON DEVICES SOCIETY IEEE Transactions on Electron Devices Information for Authors Advanced Bragg Resonator Integration for Enhanced Bandwidth and Stability in G-Band TWT With Staggered Double Vane Structure In-Circuit Inductance Measurement to Correct the Single-Pulse Avalanche Energy (Eas) of Transistor Under the Unclamped Inductive-Switching (UIS) Test
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1