通过粘结多孔铜凸块和超薄铜/锰焊盘实现低电阻互连器件

IF 2.9 2区 工程技术 Q2 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Transactions on Electron Devices Pub Date : 2025-02-04 DOI:10.1109/TED.2025.3530867
Zilin Wang;Wenjie Zhao;Zheyao Wang
{"title":"通过粘结多孔铜凸块和超薄铜/锰焊盘实现低电阻互连器件","authors":"Zilin Wang;Wenjie Zhao;Zheyao Wang","doi":"10.1109/TED.2025.3530867","DOIUrl":null,"url":null,"abstract":"CuSn-Cu bonding is widely used in 2.5-D integration due to the ease of operation. However, it suffers from high bond resistance due to the high resistivity of Cu-Sn intermetallic compounds (IMCs) and the high contact resistance due to the Kirkendall voids at the Cu/IMC interfaces. We report a low-resistance CuSn-Cu interconnect fabricated by bonding a porous Cu bump and a Cu-Sn pad with a 200-nm Sn layer. The porous Cu bump, fabricated by treating normal Cu-Sn bumps with oxygen and formic acid, is bonded with the Cu-Sn pad through solid-state bonding at 100 °C under a 5-MPa pressure, followed by 250 °C annealing. The bonding pressure presses the porous Cu to distribute uniformly into the Sn layer, avoiding the Kirkendall voids by providing the Cu atoms locally instead of all from the Cu/Sn interfaces for Cu-Sn reactions. The IMC resistance is also reduced as the 200-nm Sn layer forms an ultrathin IMC layer. A large-scale bump array has been bonded successfully, and a single bond resistance of 6.5 m<inline-formula> <tex-math>$\\Omega $ </tex-math></inline-formula> and a specific contact resistivity (SCR) of <inline-formula> <tex-math>$1.0\\times 10^{-}9 ~\\Omega \\cdot $ </tex-math></inline-formula> cm2 have been obtained.","PeriodicalId":13092,"journal":{"name":"IEEE Transactions on Electron Devices","volume":"72 3","pages":"1276-1281"},"PeriodicalIF":2.9000,"publicationDate":"2025-02-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Low-Resistance Interconnects by Bonding Porous Cu Bumps and Ultrathin Cu/Sn Pads\",\"authors\":\"Zilin Wang;Wenjie Zhao;Zheyao Wang\",\"doi\":\"10.1109/TED.2025.3530867\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"CuSn-Cu bonding is widely used in 2.5-D integration due to the ease of operation. However, it suffers from high bond resistance due to the high resistivity of Cu-Sn intermetallic compounds (IMCs) and the high contact resistance due to the Kirkendall voids at the Cu/IMC interfaces. We report a low-resistance CuSn-Cu interconnect fabricated by bonding a porous Cu bump and a Cu-Sn pad with a 200-nm Sn layer. The porous Cu bump, fabricated by treating normal Cu-Sn bumps with oxygen and formic acid, is bonded with the Cu-Sn pad through solid-state bonding at 100 °C under a 5-MPa pressure, followed by 250 °C annealing. The bonding pressure presses the porous Cu to distribute uniformly into the Sn layer, avoiding the Kirkendall voids by providing the Cu atoms locally instead of all from the Cu/Sn interfaces for Cu-Sn reactions. The IMC resistance is also reduced as the 200-nm Sn layer forms an ultrathin IMC layer. A large-scale bump array has been bonded successfully, and a single bond resistance of 6.5 m<inline-formula> <tex-math>$\\\\Omega $ </tex-math></inline-formula> and a specific contact resistivity (SCR) of <inline-formula> <tex-math>$1.0\\\\times 10^{-}9 ~\\\\Omega \\\\cdot $ </tex-math></inline-formula> cm2 have been obtained.\",\"PeriodicalId\":13092,\"journal\":{\"name\":\"IEEE Transactions on Electron Devices\",\"volume\":\"72 3\",\"pages\":\"1276-1281\"},\"PeriodicalIF\":2.9000,\"publicationDate\":\"2025-02-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Electron Devices\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10870278/\",\"RegionNum\":2,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Electron Devices","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10870278/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Low-Resistance Interconnects by Bonding Porous Cu Bumps and Ultrathin Cu/Sn Pads
CuSn-Cu bonding is widely used in 2.5-D integration due to the ease of operation. However, it suffers from high bond resistance due to the high resistivity of Cu-Sn intermetallic compounds (IMCs) and the high contact resistance due to the Kirkendall voids at the Cu/IMC interfaces. We report a low-resistance CuSn-Cu interconnect fabricated by bonding a porous Cu bump and a Cu-Sn pad with a 200-nm Sn layer. The porous Cu bump, fabricated by treating normal Cu-Sn bumps with oxygen and formic acid, is bonded with the Cu-Sn pad through solid-state bonding at 100 °C under a 5-MPa pressure, followed by 250 °C annealing. The bonding pressure presses the porous Cu to distribute uniformly into the Sn layer, avoiding the Kirkendall voids by providing the Cu atoms locally instead of all from the Cu/Sn interfaces for Cu-Sn reactions. The IMC resistance is also reduced as the 200-nm Sn layer forms an ultrathin IMC layer. A large-scale bump array has been bonded successfully, and a single bond resistance of 6.5 m $\Omega $ and a specific contact resistivity (SCR) of $1.0\times 10^{-}9 ~\Omega \cdot $ cm2 have been obtained.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Transactions on Electron Devices
IEEE Transactions on Electron Devices 工程技术-工程:电子与电气
CiteScore
5.80
自引率
16.10%
发文量
937
审稿时长
3.8 months
期刊介绍: IEEE Transactions on Electron Devices publishes original and significant contributions relating to the theory, modeling, design, performance and reliability of electron and ion integrated circuit devices and interconnects, involving insulators, metals, organic materials, micro-plasmas, semiconductors, quantum-effect structures, vacuum devices, and emerging materials with applications in bioelectronics, biomedical electronics, computation, communications, displays, microelectromechanics, imaging, micro-actuators, nanoelectronics, optoelectronics, photovoltaics, power ICs and micro-sensors. Tutorial and review papers on these subjects are also published and occasional special issues appear to present a collection of papers which treat particular areas in more depth and breadth.
期刊最新文献
Table of Contents IEEE Transactions on Electron Devices Publication Information Corrections to “Stimulated Secondary Emission of Single-Photon Avalanche Diodes” Call for Papers: Journal of Lightwave Technology Special Issue on OFS-29 Call for Nominations for Editor-in-Chief: IEEE Transactions on Semiconductor Manufacturing
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1