一种CMOS低功耗噪声整形增强SMASH ΣΔ调制器

Habibeh Fakhraie, T. Moosazadeh, Reza Sabbaghy, A. Hassanzadeh
{"title":"一种CMOS低功耗噪声整形增强SMASH ΣΔ调制器","authors":"Habibeh Fakhraie, T. Moosazadeh, Reza Sabbaghy, A. Hassanzadeh","doi":"10.52547/mjee.16.1.95","DOIUrl":null,"url":null,"abstract":": A discrete-time (DT) high-resolution and low-power sturdy multi-stage noise-shaping (SMASH) sigma-delta (ΣΔ) modulator is introduced. It proposes major solution for high-resolution applications relying on M-bit digital input-feedforward (DFF) technique which eliminates a power-hungry analog adder before the stage’s quantizer, decreases number of comparators for quantizer implementation and reduces the swing of the integrator’s output and a 2 nd -order noise-coupling (NC) technique realized by few extra analog paths and enhances the noise shaping of the modulator without adding active blocks. The effectiveness of the introduced modulator is supported by the behavioral simulation and extensive mathematical analyses. The proposed modulator along with conventional one is simulated in a 0.18μm CMOS technology. The results indicate an outstanding improvement in dynamic range (DR) and resolution with less complexity.","PeriodicalId":37804,"journal":{"name":"Majlesi Journal of Electrical Engineering","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-03-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A CMOS Low-Power Noise Shaping-Enhanced SMASH ΣΔ Modulator\",\"authors\":\"Habibeh Fakhraie, T. Moosazadeh, Reza Sabbaghy, A. Hassanzadeh\",\"doi\":\"10.52547/mjee.16.1.95\",\"DOIUrl\":null,\"url\":null,\"abstract\":\": A discrete-time (DT) high-resolution and low-power sturdy multi-stage noise-shaping (SMASH) sigma-delta (ΣΔ) modulator is introduced. It proposes major solution for high-resolution applications relying on M-bit digital input-feedforward (DFF) technique which eliminates a power-hungry analog adder before the stage’s quantizer, decreases number of comparators for quantizer implementation and reduces the swing of the integrator’s output and a 2 nd -order noise-coupling (NC) technique realized by few extra analog paths and enhances the noise shaping of the modulator without adding active blocks. The effectiveness of the introduced modulator is supported by the behavioral simulation and extensive mathematical analyses. The proposed modulator along with conventional one is simulated in a 0.18μm CMOS technology. The results indicate an outstanding improvement in dynamic range (DR) and resolution with less complexity.\",\"PeriodicalId\":37804,\"journal\":{\"name\":\"Majlesi Journal of Electrical Engineering\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-03-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Majlesi Journal of Electrical Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.52547/mjee.16.1.95\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"Engineering\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Majlesi Journal of Electrical Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.52547/mjee.16.1.95","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"Engineering","Score":null,"Total":0}
引用次数: 0

摘要

介绍了一种离散时间(DT)高分辨率、低功耗、坚固的多级噪声整形(SMASH) sigma-delta (ΣΔ)调制器。它提出了依赖于m位数字输入前馈(DFF)技术的高分辨率应用的主要解决方案,该技术在级量化器之前消除了耗电的模拟加法器,减少了量化器实现的比较器数量,减少了积分器输出的摆幅,并通过少量额外的模拟路径实现了二阶噪声耦合(NC)技术,并且在不增加有源块的情况下增强了调制器的噪声整形。行为仿真和广泛的数学分析证明了所引入调制器的有效性。采用0.18μm CMOS技术对该调制器和传统调制器进行了仿真。结果表明,在较低的复杂度下,动态范围和分辨率有了显著提高。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A CMOS Low-Power Noise Shaping-Enhanced SMASH ΣΔ Modulator
: A discrete-time (DT) high-resolution and low-power sturdy multi-stage noise-shaping (SMASH) sigma-delta (ΣΔ) modulator is introduced. It proposes major solution for high-resolution applications relying on M-bit digital input-feedforward (DFF) technique which eliminates a power-hungry analog adder before the stage’s quantizer, decreases number of comparators for quantizer implementation and reduces the swing of the integrator’s output and a 2 nd -order noise-coupling (NC) technique realized by few extra analog paths and enhances the noise shaping of the modulator without adding active blocks. The effectiveness of the introduced modulator is supported by the behavioral simulation and extensive mathematical analyses. The proposed modulator along with conventional one is simulated in a 0.18μm CMOS technology. The results indicate an outstanding improvement in dynamic range (DR) and resolution with less complexity.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Majlesi Journal of Electrical Engineering
Majlesi Journal of Electrical Engineering Engineering-Electrical and Electronic Engineering
CiteScore
1.20
自引率
0.00%
发文量
9
期刊介绍: The scope of Majlesi Journal of Electrcial Engineering (MJEE) is ranging from mathematical foundation to practical engineering design in all areas of electrical engineering. The editorial board is international and original unpublished papers are welcome from throughout the world. The journal is devoted primarily to research papers, but very high quality survey and tutorial papers are also published. There is no publication charge for the authors.
期刊最新文献
Circuit Models to Study the Radiated and Conducted Susceptibilities of Multiconductor Shielded Cables Connected to Non-linear Load A CMOS Low-Power Noise Shaping-Enhanced SMASH ΣΔ Modulator A Novel High Voltage Gain Buck-Boost Converter with Dual Mode Boost A New Low Power, Area Efficient 4-bit Carry Look Ahead Adder in CNFET Technology Estimating Parallel Transmission Line Fault Using Phasor Measurement Unit based Artificial Neural Network
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1