用于低功率应用的InP和GaAs双栅极MOSFET晶体管的设计与分析

A. S. Geege, P. Vimala, T. S. Arun Samuel, N. Arumugam
{"title":"用于低功率应用的InP和GaAs双栅极MOSFET晶体管的设计与分析","authors":"A. S. Geege, P. Vimala, T. S. Arun Samuel, N. Arumugam","doi":"10.21917/ijme.2020.0151","DOIUrl":null,"url":null,"abstract":"This paper deals with a novel Double Gate MOSFET (DG MOSFET) which is constructed by the unification of III group materials (Indium, Gallium) and V group materials (Phosphide, Arsenide) is analyzed. Due to its short channel effect immunization, leakage current reduction and higher scaling potential, DG MOSFET as one of the most comforting devices for low power applications. In this work, we investigated the effect of DG MOSFET based on Indium Phosphide (InP) and Gallium Arsenide (GaAs) on optimal performance and drain current characteristics by replacing traditional DG MOSFET based on silicon. The transistor’s channel length is set to 20 nm. Both devices have been modeled using the NanoHub simulator and characteristics has been examined using Matlab. The descriptive analysis of characteristics has been performed through the corresponding plot structures - energy band structure, I D vs V GS characteristics, I D vs V GS characteristics, transconductance. From the results provided, it has been found that the DG MOSFET device based on InP offers ON current 10 -3 A is better than the DG MOSFET device based on Silicon and Gallium Arsenide (GaAs).","PeriodicalId":33160,"journal":{"name":"ICTACT Journal on Microelectronics","volume":"1 1","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2020-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"DESIGN AND ANALYSIS OF InP AND GaAs DOUBLE GATE MOSFET TRANSISTORS FOR LOW POWER APPLICATIONS\",\"authors\":\"A. S. Geege, P. Vimala, T. S. Arun Samuel, N. Arumugam\",\"doi\":\"10.21917/ijme.2020.0151\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper deals with a novel Double Gate MOSFET (DG MOSFET) which is constructed by the unification of III group materials (Indium, Gallium) and V group materials (Phosphide, Arsenide) is analyzed. Due to its short channel effect immunization, leakage current reduction and higher scaling potential, DG MOSFET as one of the most comforting devices for low power applications. In this work, we investigated the effect of DG MOSFET based on Indium Phosphide (InP) and Gallium Arsenide (GaAs) on optimal performance and drain current characteristics by replacing traditional DG MOSFET based on silicon. The transistor’s channel length is set to 20 nm. Both devices have been modeled using the NanoHub simulator and characteristics has been examined using Matlab. The descriptive analysis of characteristics has been performed through the corresponding plot structures - energy band structure, I D vs V GS characteristics, I D vs V GS characteristics, transconductance. From the results provided, it has been found that the DG MOSFET device based on InP offers ON current 10 -3 A is better than the DG MOSFET device based on Silicon and Gallium Arsenide (GaAs).\",\"PeriodicalId\":33160,\"journal\":{\"name\":\"ICTACT Journal on Microelectronics\",\"volume\":\"1 1\",\"pages\":\"\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ICTACT Journal on Microelectronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.21917/ijme.2020.0151\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICTACT Journal on Microelectronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.21917/ijme.2020.0151","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文分析了由III族材料(铟、镓)和V族材料(磷化物、砷化物)统一构成的新型双栅MOSFET (DG MOSFET)。由于其短通道效应免疫、泄漏电流减小和较高的标度电位,DG MOSFET成为低功耗应用中最舒适的器件之一。在这项工作中,我们研究了基于磷化铟(InP)和砷化镓(GaAs)的DG MOSFET取代传统的基于硅的DG MOSFET,对优化性能和漏极电流特性的影响。晶体管的通道长度设置为20nm。使用NanoHub模拟器对这两种设备进行了建模,并使用Matlab对其特性进行了检查。通过相应的图结构-能带结构、I - D vs . V - GS特性、I - D vs . V - GS特性、跨导进行了特征的描述性分析。从所提供的结果来看,基于InP的DG MOSFET器件提供的on电流为10 - 3a,优于基于硅和砷化镓(GaAs)的DG MOSFET器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
DESIGN AND ANALYSIS OF InP AND GaAs DOUBLE GATE MOSFET TRANSISTORS FOR LOW POWER APPLICATIONS
This paper deals with a novel Double Gate MOSFET (DG MOSFET) which is constructed by the unification of III group materials (Indium, Gallium) and V group materials (Phosphide, Arsenide) is analyzed. Due to its short channel effect immunization, leakage current reduction and higher scaling potential, DG MOSFET as one of the most comforting devices for low power applications. In this work, we investigated the effect of DG MOSFET based on Indium Phosphide (InP) and Gallium Arsenide (GaAs) on optimal performance and drain current characteristics by replacing traditional DG MOSFET based on silicon. The transistor’s channel length is set to 20 nm. Both devices have been modeled using the NanoHub simulator and characteristics has been examined using Matlab. The descriptive analysis of characteristics has been performed through the corresponding plot structures - energy band structure, I D vs V GS characteristics, I D vs V GS characteristics, transconductance. From the results provided, it has been found that the DG MOSFET device based on InP offers ON current 10 -3 A is better than the DG MOSFET device based on Silicon and Gallium Arsenide (GaAs).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
审稿时长
12 weeks
期刊最新文献
DESIGN AND ANALYSIS OF InP AND GaAs DOUBLE GATE MOSFET TRANSISTORS FOR LOW POWER APPLICATIONS FPGA IMPLEMENTATION OF CALIB_IO, WAVE AND CLOCK GENERATION MODULES FOR GRAIN SORTING MACHINE DESIGN AND ANALYSIS OF QUAD BAND ANTENNA FOR WIRELESS SYSTEMS CURRENT CONTROLLED TRANSCONDUCTANCE AMPLIFIER (CCTA) USING ADVANCED DESIGN SYSTEM PROCESS FOR IMPLEMENTATION OF TRANSMISSION LINE ON STANDARD SILICON SUBSTRATE AND ITS CHARACTERIZATION AT KA-BAND
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1