15.5-ENOB 335 mVPP线性输入范围4.7-GΩ-输入阻抗CT-Δ∑M模拟前端,带嵌入式低频斩波

IF 2.2 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE IEEE Solid-State Circuits Letters Pub Date : 2023-09-25 DOI:10.1109/LSSC.2023.3318815
Yijie Li;Weiqi Zhi;Yuying Li;Jianhong Zhou;Zhiliang Hong;Jiawei Xu
{"title":"15.5-ENOB 335 mVPP线性输入范围4.7-GΩ-输入阻抗CT-Δ∑M模拟前端,带嵌入式低频斩波","authors":"Yijie Li;Weiqi Zhi;Yuying Li;Jianhong Zhou;Zhiliang Hong;Jiawei Xu","doi":"10.1109/LSSC.2023.3318815","DOIUrl":null,"url":null,"abstract":"This article presents a second-order continuous-time delta-sigma (CT-\n<inline-formula> <tex-math>$\\Delta \\Sigma $ </tex-math></inline-formula>\n)-based analog front-end (AFE) for biopotential sensor interfaces. High linearity is achieved by using a current balanced \n<inline-formula> <tex-math>$G_{m,1}$ </tex-math></inline-formula>\n input stage with gain-boosting and cascode techniques. Low-frequency chopping embedded in gain-boosting OTAs breaks the limitation of chopping frequency in conventional CT-\n<inline-formula> <tex-math>$\\Delta \\Sigma $ </tex-math></inline-formula>\n ADCs and mitigates flicker noise without reducing the input impedance. In the second stage, the closed-loop \n<inline-formula> <tex-math>$G_{m,2}$ </tex-math></inline-formula>\n-OTA-C proportional integrator (PI) relaxes the linearity requirements of the OTA and eliminates the additional active adder. Fabricated in a standard 0.18-\n<inline-formula> <tex-math>$\\mu \\text{m}$ </tex-math></inline-formula>\n CMOS technology, this direct-digitization AFE achieves 94.9-dB peak SNDR, \n<inline-formula> <tex-math>$335 \\rm mV_{pp}$ </tex-math></inline-formula>\n linear input range, and 4.7-\n<inline-formula> <tex-math>$\\text{G}\\Omega $ </tex-math></inline-formula>\n input impedance at 50 Hz with \n<inline-formula> <tex-math>$64\\times $ </tex-math></inline-formula>\n reduction in the chopping frequency.","PeriodicalId":13032,"journal":{"name":"IEEE Solid-State Circuits Letters","volume":null,"pages":null},"PeriodicalIF":2.2000,"publicationDate":"2023-09-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 15.5-ENOB 335 mVPP-Linear-Input-Range 4.7-GΩ-Input-Impedance CT-ΔΣM Analog Front-End With Embedded Low-Frequency Chopping\",\"authors\":\"Yijie Li;Weiqi Zhi;Yuying Li;Jianhong Zhou;Zhiliang Hong;Jiawei Xu\",\"doi\":\"10.1109/LSSC.2023.3318815\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article presents a second-order continuous-time delta-sigma (CT-\\n<inline-formula> <tex-math>$\\\\Delta \\\\Sigma $ </tex-math></inline-formula>\\n)-based analog front-end (AFE) for biopotential sensor interfaces. High linearity is achieved by using a current balanced \\n<inline-formula> <tex-math>$G_{m,1}$ </tex-math></inline-formula>\\n input stage with gain-boosting and cascode techniques. Low-frequency chopping embedded in gain-boosting OTAs breaks the limitation of chopping frequency in conventional CT-\\n<inline-formula> <tex-math>$\\\\Delta \\\\Sigma $ </tex-math></inline-formula>\\n ADCs and mitigates flicker noise without reducing the input impedance. In the second stage, the closed-loop \\n<inline-formula> <tex-math>$G_{m,2}$ </tex-math></inline-formula>\\n-OTA-C proportional integrator (PI) relaxes the linearity requirements of the OTA and eliminates the additional active adder. Fabricated in a standard 0.18-\\n<inline-formula> <tex-math>$\\\\mu \\\\text{m}$ </tex-math></inline-formula>\\n CMOS technology, this direct-digitization AFE achieves 94.9-dB peak SNDR, \\n<inline-formula> <tex-math>$335 \\\\rm mV_{pp}$ </tex-math></inline-formula>\\n linear input range, and 4.7-\\n<inline-formula> <tex-math>$\\\\text{G}\\\\Omega $ </tex-math></inline-formula>\\n input impedance at 50 Hz with \\n<inline-formula> <tex-math>$64\\\\times $ </tex-math></inline-formula>\\n reduction in the chopping frequency.\",\"PeriodicalId\":13032,\"journal\":{\"name\":\"IEEE Solid-State Circuits Letters\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":2.2000,\"publicationDate\":\"2023-09-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Solid-State Circuits Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10261423/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Solid-State Circuits Letters","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10261423/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种用于生物电位传感器接口的基于二阶连续时间Δ-∑(CT-$\delta\sigma$)的模拟前端(AFE)。通过使用具有增益提升和级联技术的电流平衡$G_{m,1}$输入级来实现高线性度。嵌入增益提升OTA中的低频斩波打破了传统CT-$\Delta\Sigma$ADC中斩波频率的限制,并在不降低输入阻抗的情况下减轻了闪烁噪声。在第二阶段中,闭环$G_{m,2}$-OTA-C比例积分器(PI)放松了OTA的线性要求,并消除了额外的有源加法器。该直接数字化AFE采用标准的0.18-$\mu\text{m}$CMOS技术制造,在50Hz下实现94.9dB峰值SNDR、$335\rm mV_{pp}$线性输入范围和4.7-$\text{G}\Omega$输入阻抗,斩波频率降低$64\times$。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 15.5-ENOB 335 mVPP-Linear-Input-Range 4.7-GΩ-Input-Impedance CT-ΔΣM Analog Front-End With Embedded Low-Frequency Chopping
This article presents a second-order continuous-time delta-sigma (CT- $\Delta \Sigma $ )-based analog front-end (AFE) for biopotential sensor interfaces. High linearity is achieved by using a current balanced $G_{m,1}$ input stage with gain-boosting and cascode techniques. Low-frequency chopping embedded in gain-boosting OTAs breaks the limitation of chopping frequency in conventional CT- $\Delta \Sigma $ ADCs and mitigates flicker noise without reducing the input impedance. In the second stage, the closed-loop $G_{m,2}$ -OTA-C proportional integrator (PI) relaxes the linearity requirements of the OTA and eliminates the additional active adder. Fabricated in a standard 0.18- $\mu \text{m}$ CMOS technology, this direct-digitization AFE achieves 94.9-dB peak SNDR, $335 \rm mV_{pp}$ linear input range, and 4.7- $\text{G}\Omega $ input impedance at 50 Hz with $64\times $ reduction in the chopping frequency.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
IEEE Solid-State Circuits Letters
IEEE Solid-State Circuits Letters Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
3.70%
发文量
52
期刊最新文献
0.6-V, μW-Power Four-Stage OTA With Minimal Components, and 100× Load Range Broadband GaN MMIC Doherty Power Amplifier Using Compact Short-Circuited Coupler A 12 V Compliant Multichannel Dual Mode Neural Stimulator With 0.004% Charge Mismatch and a 4×VDD Tolerant On-Chip Discharge Switch in Low-Voltage CMOS A 14 nm MRAM-Based Multi-bit Analog In-Memory Computing With Process-Variation Calibration for 72 Macros-Based Accelerator S2D-CIM: SRAM-Based Systolic Digital Compute-in-Memory Framework With Domino Data Path Supporting Flexible Vector Operation and 2-D Weight Update
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1