使用多速率准ansi滤波器组用于助听器的双耳信号降噪

Huei-Shiuan Tang, C. Yang, Chih-Wei Liu, Chia-Cheng Chien
{"title":"使用多速率准ansi滤波器组用于助听器的双耳信号降噪","authors":"Huei-Shiuan Tang, C. Yang, Chih-Wei Liu, Chia-Cheng Chien","doi":"10.1109/APCCAS.2016.7803885","DOIUrl":null,"url":null,"abstract":"This paper presents a low-power and real-time noise reduction (NR) algorithm using 18-band 1/3-octave quasi-ANSI filter bank for binaural hearing aids. With aids of binaural cues and minima controlled recursive average (MCRA) approach, the proposed NR algorithm consists of a directional mask and an estimated mask. The directional mask exploits the interaural time difference (ITD) together with the interaural level difference (ILD) of two input sources to attenuate the lateral noise, while the estimated mask is used to further reduce the background noise and the coherence noise. Investigated by the circumstances with the −3 dB, 0 dB, and 3 dB, respectively, cocktail-party effect, the simulation results show that the proposed binaural NR algorithm gains an average of approximately 5.07 dB SNR improvement. Moreover, the speech intelligibility index (SII) performance is superior, comparing that with the state-of-the-art NR algorithms for hearing aids. The proposed binaural NR algorithm has been implemented in TSMC 90 nm CMOS high-VT technology. The chip design is operated by 288 KHz and consumes approximately 121.6 μW (@1 V). The chip design can be operated by 0.6 V for real-time processing 24 kHz audio. The simulated power consumption is approximately 64.52 μW for binaural hearing aids.","PeriodicalId":6495,"journal":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","volume":"28 1","pages":"21-24"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Binaural-cue-based noise reduction using multirate quasi-ANSI filter bank for hearing aids\",\"authors\":\"Huei-Shiuan Tang, C. Yang, Chih-Wei Liu, Chia-Cheng Chien\",\"doi\":\"10.1109/APCCAS.2016.7803885\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low-power and real-time noise reduction (NR) algorithm using 18-band 1/3-octave quasi-ANSI filter bank for binaural hearing aids. With aids of binaural cues and minima controlled recursive average (MCRA) approach, the proposed NR algorithm consists of a directional mask and an estimated mask. The directional mask exploits the interaural time difference (ITD) together with the interaural level difference (ILD) of two input sources to attenuate the lateral noise, while the estimated mask is used to further reduce the background noise and the coherence noise. Investigated by the circumstances with the −3 dB, 0 dB, and 3 dB, respectively, cocktail-party effect, the simulation results show that the proposed binaural NR algorithm gains an average of approximately 5.07 dB SNR improvement. Moreover, the speech intelligibility index (SII) performance is superior, comparing that with the state-of-the-art NR algorithms for hearing aids. The proposed binaural NR algorithm has been implemented in TSMC 90 nm CMOS high-VT technology. The chip design is operated by 288 KHz and consumes approximately 121.6 μW (@1 V). The chip design can be operated by 0.6 V for real-time processing 24 kHz audio. The simulated power consumption is approximately 64.52 μW for binaural hearing aids.\",\"PeriodicalId\":6495,\"journal\":{\"name\":\"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)\",\"volume\":\"28 1\",\"pages\":\"21-24\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS.2016.7803885\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2016.7803885","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

提出了一种基于18波段1/3倍频准ansi滤波器组的双耳助听器低功耗实时降噪算法。利用双耳线索和最小控制递归平均(MCRA)方法,提出的NR算法由方向掩码和估计掩码组成。方向掩模利用两个输入源的耳间时间差(ITD)和耳间电平差(ILD)来衰减横向噪声,同时利用估计掩模进一步降低背景噪声和相干噪声。分别在- 3 dB、0 dB和3 dB的鸡尾酒会效应情况下,仿真结果表明,所提出的双耳NR算法的信噪比平均提高约5.07 dB。此外,与最先进的助听器NR算法相比,语音清晰度指数(SII)性能优越。所提出的双耳NR算法已在台积电90nm CMOS高vt技术上实现。芯片设计工作电压为288 KHz,功耗约为121.6 μW (@1 V),芯片设计工作电压为0.6 V,可实时处理24 KHz音频。双耳助听器的模拟功耗约为64.52 μW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Binaural-cue-based noise reduction using multirate quasi-ANSI filter bank for hearing aids
This paper presents a low-power and real-time noise reduction (NR) algorithm using 18-band 1/3-octave quasi-ANSI filter bank for binaural hearing aids. With aids of binaural cues and minima controlled recursive average (MCRA) approach, the proposed NR algorithm consists of a directional mask and an estimated mask. The directional mask exploits the interaural time difference (ITD) together with the interaural level difference (ILD) of two input sources to attenuate the lateral noise, while the estimated mask is used to further reduce the background noise and the coherence noise. Investigated by the circumstances with the −3 dB, 0 dB, and 3 dB, respectively, cocktail-party effect, the simulation results show that the proposed binaural NR algorithm gains an average of approximately 5.07 dB SNR improvement. Moreover, the speech intelligibility index (SII) performance is superior, comparing that with the state-of-the-art NR algorithms for hearing aids. The proposed binaural NR algorithm has been implemented in TSMC 90 nm CMOS high-VT technology. The chip design is operated by 288 KHz and consumes approximately 121.6 μW (@1 V). The chip design can be operated by 0.6 V for real-time processing 24 kHz audio. The simulated power consumption is approximately 64.52 μW for binaural hearing aids.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
IoT and Blockchain: Technologies, Challenges, and Applications Teaching Practice Platform and Innovation Course Construction for Postgraduate Majoring in Electronics Information FPGA implementation of edge detection for Sobel operator in eight directions Analog integrated audio frequency synthesizer Analysis of non-ideal effects and electrochemical impedance spectroscopy of arrayed flexible NiO-based pH sensor
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1