耗尽模式MOS电容建模研究

2017 China Semiconductor Technology International Conference (CSTIC) Pub Date : 2017-03-01 DOI:10.1109/CSTIC.2017.7919748

C. Tseng, Yuan Sheng Wang

{"title":"耗尽模式MOS电容建模研究","authors":"C. Tseng, Yuan Sheng Wang","doi":"10.1109/CSTIC.2017.7919748","DOIUrl":null,"url":null,"abstract":"A depletion-mode MOS (DMOS) capacitor modeling methodology with high accuracy and feasibility is proposed. Currently, it is lack of compact model relevant DMOS capacitor modeling but it is significant importance in A/D converters (ADCs) for CMOS image sensor circuit. This modeling methodology not only could provide good accuracy on geometry scaling but also with voltage and temperature sensitivity.","PeriodicalId":6846,"journal":{"name":"2017 China Semiconductor Technology International Conference (CSTIC)","volume":"44 9 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2017-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Depletion-mode MOS capacitor modeling investigation\",\"authors\":\"C. Tseng, Yuan Sheng Wang\",\"doi\":\"10.1109/CSTIC.2017.7919748\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A depletion-mode MOS (DMOS) capacitor modeling methodology with high accuracy and feasibility is proposed. Currently, it is lack of compact model relevant DMOS capacitor modeling but it is significant importance in A/D converters (ADCs) for CMOS image sensor circuit. This modeling methodology not only could provide good accuracy on geometry scaling but also with voltage and temperature sensitivity.\",\"PeriodicalId\":6846,\"journal\":{\"name\":\"2017 China Semiconductor Technology International Conference (CSTIC)\",\"volume\":\"44 9 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 China Semiconductor Technology International Conference (CSTIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSTIC.2017.7919748\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 China Semiconductor Technology International Conference (CSTIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSTIC.2017.7919748","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

提出了一种高精度、可行性高的耗尽模式MOS (DMOS)电容建模方法。目前，缺乏与DMOS电容相关的紧凑模型建模，但它在CMOS图像传感器电路的A/D转换器(adc)中具有重要意义。这种建模方法不仅可以提供良好的几何缩放精度，而且具有电压和温度敏感性。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Depletion-mode MOS capacitor modeling investigation

A depletion-mode MOS (DMOS) capacitor modeling methodology with high accuracy and feasibility is proposed. Currently, it is lack of compact model relevant DMOS capacitor modeling but it is significant importance in A/D converters (ADCs) for CMOS image sensor circuit. This modeling methodology not only could provide good accuracy on geometry scaling but also with voltage and temperature sensitivity.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2017 China Semiconductor Technology International Conference (CSTIC)

自引率

0.00%

发文量