超临界CO2中电镀镍制备硅通孔(TSV)

H. Chuang, W. Lai, Chih-Chung Huang, A. Liao, C. Yeh
{"title":"超临界CO2中电镀镍制备硅通孔(TSV)","authors":"H. Chuang, W. Lai, Chih-Chung Huang, A. Liao, C. Yeh","doi":"10.1109/NEMS.2014.6908770","DOIUrl":null,"url":null,"abstract":"3D integrated circuit (IC) structure could provide larger patterning areas by stacking the multi-planar chips, in which the electrical signals can be vertically conducted via through-silicon vias (TSVs). Thus, its advantages are lowered costs and reduced packaging space, size and weight. In this study, the TSVs are fabricated and characterized. Four through holes with a diameter of 70 μm on a silicon wafer are filled by nickel electroplating in supercritical CO2. The chip is cut for observation and examination of the cross-sectional view of the TSVs. The average electrical resistance across the TSVs was measured 0.01Ω. Then the fabricated TSVs can be applied a maximum current of 10 Amps continuously without burnout.","PeriodicalId":22566,"journal":{"name":"The 9th IEEE International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","volume":"10 1","pages":"108-112"},"PeriodicalIF":0.0000,"publicationDate":"2014-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Fabrication of through-silicon vias (TSV) by nickel electroplating in supercritical CO2\",\"authors\":\"H. Chuang, W. Lai, Chih-Chung Huang, A. Liao, C. Yeh\",\"doi\":\"10.1109/NEMS.2014.6908770\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"3D integrated circuit (IC) structure could provide larger patterning areas by stacking the multi-planar chips, in which the electrical signals can be vertically conducted via through-silicon vias (TSVs). Thus, its advantages are lowered costs and reduced packaging space, size and weight. In this study, the TSVs are fabricated and characterized. Four through holes with a diameter of 70 μm on a silicon wafer are filled by nickel electroplating in supercritical CO2. The chip is cut for observation and examination of the cross-sectional view of the TSVs. The average electrical resistance across the TSVs was measured 0.01Ω. Then the fabricated TSVs can be applied a maximum current of 10 Amps continuously without burnout.\",\"PeriodicalId\":22566,\"journal\":{\"name\":\"The 9th IEEE International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)\",\"volume\":\"10 1\",\"pages\":\"108-112\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-04-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The 9th IEEE International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NEMS.2014.6908770\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 9th IEEE International Conference on Nano/Micro Engineered and Molecular Systems (NEMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NEMS.2014.6908770","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

三维集成电路(IC)结构可以通过堆叠多平面芯片提供更大的图图化区域,其中电信号可以通过硅通孔(tsv)垂直传导。因此,它的优点是降低了成本,减少了包装空间,尺寸和重量。在本研究中,制备并表征了tsv。在超临界CO2中电镀镍,在硅片上填满直径为70 μm的四个通孔。切片是为了观察和检查tsv的横切面。测量tsv的平均电阻0.01Ω。然后制造的tsv可以连续施加10安培的最大电流而不会烧毁。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Fabrication of through-silicon vias (TSV) by nickel electroplating in supercritical CO2
3D integrated circuit (IC) structure could provide larger patterning areas by stacking the multi-planar chips, in which the electrical signals can be vertically conducted via through-silicon vias (TSVs). Thus, its advantages are lowered costs and reduced packaging space, size and weight. In this study, the TSVs are fabricated and characterized. Four through holes with a diameter of 70 μm on a silicon wafer are filled by nickel electroplating in supercritical CO2. The chip is cut for observation and examination of the cross-sectional view of the TSVs. The average electrical resistance across the TSVs was measured 0.01Ω. Then the fabricated TSVs can be applied a maximum current of 10 Amps continuously without burnout.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Large scale and high yield assembly of SWNTs by sacrificial electrode method Localized two-step galvanic replacement of a tip apex modification for field sensitive scanning probe microscopy Development of a novel bidirectional electrothermal actuator and its application to RF MEMS switch Nanorobotic end-effectors: Design, fabrication, and in situ characterization Quantum cloakings hide electronic devices
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1