VLSI实现细胞神经网络万能机

电路与系统学报 Pub Date : 1997-06-09 DOI:10.1109/ISCAS.1997.608804

A. Paasio, A. Dawidziuk, V. Porra

{"title":"VLSI实现细胞神经网络万能机","authors":"A. Paasio, A. Dawidziuk, V. Porra","doi":"10.1109/ISCAS.1997.608804","DOIUrl":null,"url":null,"abstract":"In this paper a Cellular Neural Network Universal Machine structure is described. All the 19 coefficients in the 1-neighborhood can be controlled with six bit adjustability. The design has been processed with 0.8 micron CMOS technology. The cell dimensions are 114/spl times/118 /spl mu/m/sup 2/ including the global wiring. Both DC measurement and transient simulation results are reported in the paper.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"33 1","pages":"545-548 vol.1"},"PeriodicalIF":0.0000,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"VLSI implementation of cellular neural network universal machine\",\"authors\":\"A. Paasio, A. Dawidziuk, V. Porra\",\"doi\":\"10.1109/ISCAS.1997.608804\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a Cellular Neural Network Universal Machine structure is described. All the 19 coefficients in the 1-neighborhood can be controlled with six bit adjustability. The design has been processed with 0.8 micron CMOS technology. The cell dimensions are 114/spl times/118 /spl mu/m/sup 2/ including the global wiring. Both DC measurement and transient simulation results are reported in the paper.\",\"PeriodicalId\":68559,\"journal\":{\"name\":\"电路与系统学报\",\"volume\":\"33 1\",\"pages\":\"545-548 vol.1\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"电路与系统学报\",\"FirstCategoryId\":\"1093\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.1997.608804\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"电路与系统学报","FirstCategoryId":"1093","ListUrlMain":"https://doi.org/10.1109/ISCAS.1997.608804","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

本文描述了一种细胞神经网络通用机的结构。所有1邻域的19个系数都可以用6位可调性控制。本设计采用0.8微米CMOS工艺处理。单元尺寸为114/spl倍/118 /spl mu/m/sup 2/包括全球布线。本文报道了直流测量和暂态仿真结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

VLSI implementation of cellular neural network universal machine

In this paper a Cellular Neural Network Universal Machine structure is described. All the 19 coefficients in the 1-neighborhood can be controlled with six bit adjustability. The design has been processed with 0.8 micron CMOS technology. The cell dimensions are 114/spl times/118 /spl mu/m/sup 2/ including the global wiring. Both DC measurement and transient simulation results are reported in the paper.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

电路与系统学报

自引率

0.00%

发文量

2463

期刊最新文献

Hysteresis quantizer Design of wide-tunable translinear second-order oscillators Design of a direct digital synthesizer with an on-chip D/A-converter Steady state analysis of SMPS Low power wireless communication and signal processing circuits for distributed microsensors