分流抑制的电流模式实现

A. Moini, A. Bouzerdoum, K. Esbraghian
{"title":"分流抑制的电流模式实现","authors":"A. Moini, A. Bouzerdoum, K. Esbraghian","doi":"10.1109/ISCAS.1997.608810","DOIUrl":null,"url":null,"abstract":"In this paper we present a current-mode VLSI implementation of shunting inhibition. Our approach uses translinear circuit design techniques using MOS transistors operating in the subthreshold region. Compared to previous implementations our design achieves a larger dynamic range and also clearly demonstrates the dependence of the spatio-temporal response of the network on the input light mean-intensity. A 64-cell one-dimensional array of the SI circuit has been implemented and fabricated in a 2/spl mu/ CMOS process. Hspice simulation results as well as test results obtained from the chip are presented and discussed.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A current mode implementation of shunting inhibition\",\"authors\":\"A. Moini, A. Bouzerdoum, K. Esbraghian\",\"doi\":\"10.1109/ISCAS.1997.608810\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present a current-mode VLSI implementation of shunting inhibition. Our approach uses translinear circuit design techniques using MOS transistors operating in the subthreshold region. Compared to previous implementations our design achieves a larger dynamic range and also clearly demonstrates the dependence of the spatio-temporal response of the network on the input light mean-intensity. A 64-cell one-dimensional array of the SI circuit has been implemented and fabricated in a 2/spl mu/ CMOS process. Hspice simulation results as well as test results obtained from the chip are presented and discussed.\",\"PeriodicalId\":68559,\"journal\":{\"name\":\"电路与系统学报\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"电路与系统学报\",\"FirstCategoryId\":\"1093\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.1997.608810\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"电路与系统学报","FirstCategoryId":"1093","ListUrlMain":"https://doi.org/10.1109/ISCAS.1997.608810","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

摘要

在本文中,我们提出了一个电流模式的VLSI实现分流抑制。我们的方法使用在亚阈值区域工作的MOS晶体管的跨线性电路设计技术。与以前的实现相比,我们的设计实现了更大的动态范围,也清楚地表明了网络的时空响应对输入光平均强度的依赖。在2/spl μ m / CMOS工艺下,实现并制作了64单元SI电路的一维阵列。给出并讨论了该芯片的Hspice仿真结果和测试结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A current mode implementation of shunting inhibition
In this paper we present a current-mode VLSI implementation of shunting inhibition. Our approach uses translinear circuit design techniques using MOS transistors operating in the subthreshold region. Compared to previous implementations our design achieves a larger dynamic range and also clearly demonstrates the dependence of the spatio-temporal response of the network on the input light mean-intensity. A 64-cell one-dimensional array of the SI circuit has been implemented and fabricated in a 2/spl mu/ CMOS process. Hspice simulation results as well as test results obtained from the chip are presented and discussed.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
2463
期刊最新文献
Hysteresis quantizer Design of wide-tunable translinear second-order oscillators Design of a direct digital synthesizer with an on-chip D/A-converter Steady state analysis of SMPS Low power wireless communication and signal processing circuits for distributed microsensors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1