具有功率分析对策的资源受限ECC处理器的实现

Zilong Liu, Dongsheng Liu, X. Sun, X. Zou, Hui Lin
{"title":"具有功率分析对策的资源受限ECC处理器的实现","authors":"Zilong Liu, Dongsheng Liu, X. Sun, X. Zou, Hui Lin","doi":"10.1109/APCCAS.2016.7803934","DOIUrl":null,"url":null,"abstract":"Several hardware implementations of elliptic curve cryptography have been recently proposed for resource-constrained applications but few of them considered the power analysis countermeasures. In this paper, a new modular multiplication with zero-value attack countermeasure is proposed. The Montgomery ladder algorithm and randomized projective coordinates method are used to resist simple power analysis and differential power analysis. The circular shift register has been adopted to reduce the area. The overall design has been implemented in binary field. 16.5K Gate Equivalent (GE) area is needed and 10.8ms is required for one scalar point multiplication at 13.56MHz. The implementation result shows that the proposed ECC processor achieves power analysis resistance with low resource cost.","PeriodicalId":6495,"journal":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","volume":"33 1","pages":"206-209"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Implementation of a resource-constrained ECC processor with power analysis countermeasure\",\"authors\":\"Zilong Liu, Dongsheng Liu, X. Sun, X. Zou, Hui Lin\",\"doi\":\"10.1109/APCCAS.2016.7803934\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Several hardware implementations of elliptic curve cryptography have been recently proposed for resource-constrained applications but few of them considered the power analysis countermeasures. In this paper, a new modular multiplication with zero-value attack countermeasure is proposed. The Montgomery ladder algorithm and randomized projective coordinates method are used to resist simple power analysis and differential power analysis. The circular shift register has been adopted to reduce the area. The overall design has been implemented in binary field. 16.5K Gate Equivalent (GE) area is needed and 10.8ms is required for one scalar point multiplication at 13.56MHz. The implementation result shows that the proposed ECC processor achieves power analysis resistance with low resource cost.\",\"PeriodicalId\":6495,\"journal\":{\"name\":\"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)\",\"volume\":\"33 1\",\"pages\":\"206-209\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS.2016.7803934\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2016.7803934","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

针对资源受限的应用,最近提出了几种椭圆曲线加密的硬件实现,但很少考虑功率分析对策。提出了一种新的模乘法零值攻击对抗方法。采用Montgomery阶梯算法和随机投影坐标法抵制简单幂次分析和微分幂次分析。采用了圆形移位寄存器来减小面积。总体设计已在二进制领域实现。需要16.5K栅极等效(GE)面积,在13.56MHz下进行一个标量点乘法需要10.8ms。实现结果表明,所提出的ECC处理器以较低的资源成本实现了抗功耗分析能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Implementation of a resource-constrained ECC processor with power analysis countermeasure
Several hardware implementations of elliptic curve cryptography have been recently proposed for resource-constrained applications but few of them considered the power analysis countermeasures. In this paper, a new modular multiplication with zero-value attack countermeasure is proposed. The Montgomery ladder algorithm and randomized projective coordinates method are used to resist simple power analysis and differential power analysis. The circular shift register has been adopted to reduce the area. The overall design has been implemented in binary field. 16.5K Gate Equivalent (GE) area is needed and 10.8ms is required for one scalar point multiplication at 13.56MHz. The implementation result shows that the proposed ECC processor achieves power analysis resistance with low resource cost.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
IoT and Blockchain: Technologies, Challenges, and Applications Teaching Practice Platform and Innovation Course Construction for Postgraduate Majoring in Electronics Information FPGA implementation of edge detection for Sobel operator in eight directions Analog integrated audio frequency synthesizer Analysis of non-ideal effects and electrochemical impedance spectroscopy of arrayed flexible NiO-based pH sensor
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1