使用VerilogA进行单事件电流脉冲建模:实现与应用

Jia Liu, Yusen Qin, T. Li, Yuxin Wang, Weidong Yang, Jun Liu, Ruzhang Li
{"title":"使用VerilogA进行单事件电流脉冲建模:实现与应用","authors":"Jia Liu, Yusen Qin, T. Li, Yuxin Wang, Weidong Yang, Jun Liu, Ruzhang Li","doi":"10.1109/CSTIC.2017.7919830","DOIUrl":null,"url":null,"abstract":"In the sub-100nm bulk CMOS process technologies, the Single Event Effect (SEE) becomes one of the most critical reliability issues in the semiconductor devices and ICs that are used for the space applications. The modeling of Single Event (SE) current pulse is very important and challenging. In this paper we give the 3D TCAD simulation results of the SE current pulse (SECP) in the devices, and develop a compact model using VerilogA (VA) behavioral language. This model could be used for the validation of the Radiation-Hardened (RH) approaches in the circuit-level simulations.","PeriodicalId":6846,"journal":{"name":"2017 China Semiconductor Technology International Conference (CSTIC)","volume":"115 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2017-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Using VerilogA for modeling of Single Event current pulse: Implementation and application\",\"authors\":\"Jia Liu, Yusen Qin, T. Li, Yuxin Wang, Weidong Yang, Jun Liu, Ruzhang Li\",\"doi\":\"10.1109/CSTIC.2017.7919830\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the sub-100nm bulk CMOS process technologies, the Single Event Effect (SEE) becomes one of the most critical reliability issues in the semiconductor devices and ICs that are used for the space applications. The modeling of Single Event (SE) current pulse is very important and challenging. In this paper we give the 3D TCAD simulation results of the SE current pulse (SECP) in the devices, and develop a compact model using VerilogA (VA) behavioral language. This model could be used for the validation of the Radiation-Hardened (RH) approaches in the circuit-level simulations.\",\"PeriodicalId\":6846,\"journal\":{\"name\":\"2017 China Semiconductor Technology International Conference (CSTIC)\",\"volume\":\"115 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 China Semiconductor Technology International Conference (CSTIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSTIC.2017.7919830\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 China Semiconductor Technology International Conference (CSTIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSTIC.2017.7919830","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在亚100nm的块体CMOS工艺技术中,单事件效应(SEE)成为空间应用中半导体器件和集成电路中最关键的可靠性问题之一。单事件电流脉冲的建模是一个非常重要且具有挑战性的问题。本文给出了器件中SE电流脉冲(SECP)的三维TCAD仿真结果,并利用VerilogA (VA)行为语言建立了紧凑的模型。该模型可用于电路级仿真中辐射硬化(RH)方法的验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Using VerilogA for modeling of Single Event current pulse: Implementation and application
In the sub-100nm bulk CMOS process technologies, the Single Event Effect (SEE) becomes one of the most critical reliability issues in the semiconductor devices and ICs that are used for the space applications. The modeling of Single Event (SE) current pulse is very important and challenging. In this paper we give the 3D TCAD simulation results of the SE current pulse (SECP) in the devices, and develop a compact model using VerilogA (VA) behavioral language. This model could be used for the validation of the Radiation-Hardened (RH) approaches in the circuit-level simulations.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Wafer size MOS2 with few monolayer synthesized by H2S sulfurization A fast and low-cost TSV/TGV filling method Finger print sensor molding thickness none destructive measurement with Terahertz technology Research of SMO process to improve the imaging capability of lithography system for 28nm node and beyond The study on the moldability and reliability of epoxy molding compound
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1