Zhizhen Wu, Chuan Zhang, Ye Xue, Shugong Xu, X. You
{"title":"高斯-塞德尔法软输出海量MIMO检测的高效体系结构","authors":"Zhizhen Wu, Chuan Zhang, Ye Xue, Shugong Xu, X. You","doi":"10.1109/ISCAS.2016.7538940","DOIUrl":null,"url":null,"abstract":"In massive multiple-input multiple-output (MIMO) uplink, the minimum mean square error (MMSE) algorithm is near-optimal and linear, but still suffers from high-complexity of matrix inversion. Based on Gauss-Seidel (GS) method, an efficient architecture for massive MIMO soft-output detection is proposed in this paper. To further accelerate the convergence rate of the conventional GS method with acceptable overhead complexity, a truncated Neumann series of the first 2 terms, is employed for initialization. The architecture can meet various application requirements by flexibly adjusting the number of iterations. FPGA implementation for a 128 × 8 MIMO demonstrates its advantages in both hardware efficiency and flexibility.","PeriodicalId":6546,"journal":{"name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"99 1","pages":"1886-1889"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"92","resultStr":"{\"title\":\"Efficient architecture for soft-output massive MIMO detection with Gauss-Seidel method\",\"authors\":\"Zhizhen Wu, Chuan Zhang, Ye Xue, Shugong Xu, X. You\",\"doi\":\"10.1109/ISCAS.2016.7538940\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In massive multiple-input multiple-output (MIMO) uplink, the minimum mean square error (MMSE) algorithm is near-optimal and linear, but still suffers from high-complexity of matrix inversion. Based on Gauss-Seidel (GS) method, an efficient architecture for massive MIMO soft-output detection is proposed in this paper. To further accelerate the convergence rate of the conventional GS method with acceptable overhead complexity, a truncated Neumann series of the first 2 terms, is employed for initialization. The architecture can meet various application requirements by flexibly adjusting the number of iterations. FPGA implementation for a 128 × 8 MIMO demonstrates its advantages in both hardware efficiency and flexibility.\",\"PeriodicalId\":6546,\"journal\":{\"name\":\"2016 IEEE International Symposium on Circuits and Systems (ISCAS)\",\"volume\":\"99 1\",\"pages\":\"1886-1889\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-05-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"92\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE International Symposium on Circuits and Systems (ISCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.2016.7538940\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2016.7538940","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Efficient architecture for soft-output massive MIMO detection with Gauss-Seidel method
In massive multiple-input multiple-output (MIMO) uplink, the minimum mean square error (MMSE) algorithm is near-optimal and linear, but still suffers from high-complexity of matrix inversion. Based on Gauss-Seidel (GS) method, an efficient architecture for massive MIMO soft-output detection is proposed in this paper. To further accelerate the convergence rate of the conventional GS method with acceptable overhead complexity, a truncated Neumann series of the first 2 terms, is employed for initialization. The architecture can meet various application requirements by flexibly adjusting the number of iterations. FPGA implementation for a 128 × 8 MIMO demonstrates its advantages in both hardware efficiency and flexibility.