玻璃面板包装,作为最先进的包装:技术与应用

R. Tummala, Bartlet H. Deprospo, Shreya Dwarakanath, Siddharth Ravichandran, Pratik Nimbalkar, N. Nedumthakady, M. Swaminathan
{"title":"玻璃面板包装,作为最先进的包装:技术与应用","authors":"R. Tummala, Bartlet H. Deprospo, Shreya Dwarakanath, Siddharth Ravichandran, Pratik Nimbalkar, N. Nedumthakady, M. Swaminathan","doi":"10.23919/PanPacific48324.2020.9059521","DOIUrl":null,"url":null,"abstract":"The semiconductor and systems landscape are changing dramatically. As Moore's law begins to come to an end for many reasons that include minimal increase in transistor performance and in computer performance from node to node but at higher power, the industry has begun to shift to interconnections, referred to as Moore's law for Packaging. This focus addresses both the need for homogeneous and heterogeneous integrations by interconnecting smaller chips and smaller components with higher performance at lower cost and interconnecting them as multichip in 2.5 and 3D architectures. This is also called extending Moore's law, not in a single chip but with multiple chips interconnected horizontally and vertically. This strategy is very consistent with the dramatic and emerging changes in electronic systems such as in HPC, AI and a new era of self-driving and electric cars that potentially think and drive better than humans. This requires device, packaging, and computing architecture paradigms with an entirely different vision and strategy than transistor scaling alone. Packaging, which can be viewed broadly as system scaling, is now viewed as replacing Moore's law for enabling better devices and better systems, unlike in the past. Glass packaging is being developed by Georgia Tech and its industry partners, as the most leading-edge packaging, consistent with the above systems needs in cost, performance, functionality, reliability, and miniaturization. This paper describes the critical glass packaging technologies, their R&D and commercialization status as well as all the current and future applications. It compares and contrasts glass packaging against other leading-edge technologies such as Si and embedded packaging.","PeriodicalId":6691,"journal":{"name":"2020 Pan Pacific Microelectronics Symposium (Pan Pacific)","volume":"9 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2020-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Glass Panel Packaging, as the Most Leading-Edge Packaging: Technologies and Applications\",\"authors\":\"R. Tummala, Bartlet H. Deprospo, Shreya Dwarakanath, Siddharth Ravichandran, Pratik Nimbalkar, N. Nedumthakady, M. Swaminathan\",\"doi\":\"10.23919/PanPacific48324.2020.9059521\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The semiconductor and systems landscape are changing dramatically. As Moore's law begins to come to an end for many reasons that include minimal increase in transistor performance and in computer performance from node to node but at higher power, the industry has begun to shift to interconnections, referred to as Moore's law for Packaging. This focus addresses both the need for homogeneous and heterogeneous integrations by interconnecting smaller chips and smaller components with higher performance at lower cost and interconnecting them as multichip in 2.5 and 3D architectures. This is also called extending Moore's law, not in a single chip but with multiple chips interconnected horizontally and vertically. This strategy is very consistent with the dramatic and emerging changes in electronic systems such as in HPC, AI and a new era of self-driving and electric cars that potentially think and drive better than humans. This requires device, packaging, and computing architecture paradigms with an entirely different vision and strategy than transistor scaling alone. Packaging, which can be viewed broadly as system scaling, is now viewed as replacing Moore's law for enabling better devices and better systems, unlike in the past. Glass packaging is being developed by Georgia Tech and its industry partners, as the most leading-edge packaging, consistent with the above systems needs in cost, performance, functionality, reliability, and miniaturization. This paper describes the critical glass packaging technologies, their R&D and commercialization status as well as all the current and future applications. It compares and contrasts glass packaging against other leading-edge technologies such as Si and embedded packaging.\",\"PeriodicalId\":6691,\"journal\":{\"name\":\"2020 Pan Pacific Microelectronics Symposium (Pan Pacific)\",\"volume\":\"9 1\",\"pages\":\"1-5\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 Pan Pacific Microelectronics Symposium (Pan Pacific)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/PanPacific48324.2020.9059521\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 Pan Pacific Microelectronics Symposium (Pan Pacific)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/PanPacific48324.2020.9059521","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

半导体和系统领域正在发生巨大的变化。由于许多原因,包括晶体管性能和计算机性能从节点到节点的最小增长,但在更高的功率下,摩尔定律开始走到尽头,该行业已经开始转向互连,称为摩尔封装定律。通过连接更小的芯片和更小的组件,以更低的成本实现更高的性能,并在2.5和3D架构中将它们作为多芯片互连,这一重点解决了同质和异构集成的需求。这也被称为扩展摩尔定律,不是在单个芯片上,而是在多个芯片上水平和垂直连接。这一战略非常符合HPC、人工智能等电子系统的巨大变化,以及自动驾驶和电动汽车的新时代,这些新时代可能比人类思考和驾驶得更好。这就要求器件、封装和计算架构范式具有完全不同的愿景和策略,而不仅仅是晶体管缩放。封装可以被广泛地视为系统的扩展,现在被视为取代摩尔定律,以实现更好的设备和更好的系统,这与过去不同。佐治亚理工学院及其行业合作伙伴正在开发玻璃封装,作为最先进的封装,符合上述系统在成本,性能,功能,可靠性和小型化方面的需求。本文介绍了玻璃封装的关键技术、研发和商业化状况以及目前和未来的应用。它比较和对比玻璃封装与其他尖端技术,如硅和嵌入式封装。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Glass Panel Packaging, as the Most Leading-Edge Packaging: Technologies and Applications
The semiconductor and systems landscape are changing dramatically. As Moore's law begins to come to an end for many reasons that include minimal increase in transistor performance and in computer performance from node to node but at higher power, the industry has begun to shift to interconnections, referred to as Moore's law for Packaging. This focus addresses both the need for homogeneous and heterogeneous integrations by interconnecting smaller chips and smaller components with higher performance at lower cost and interconnecting them as multichip in 2.5 and 3D architectures. This is also called extending Moore's law, not in a single chip but with multiple chips interconnected horizontally and vertically. This strategy is very consistent with the dramatic and emerging changes in electronic systems such as in HPC, AI and a new era of self-driving and electric cars that potentially think and drive better than humans. This requires device, packaging, and computing architecture paradigms with an entirely different vision and strategy than transistor scaling alone. Packaging, which can be viewed broadly as system scaling, is now viewed as replacing Moore's law for enabling better devices and better systems, unlike in the past. Glass packaging is being developed by Georgia Tech and its industry partners, as the most leading-edge packaging, consistent with the above systems needs in cost, performance, functionality, reliability, and miniaturization. This paper describes the critical glass packaging technologies, their R&D and commercialization status as well as all the current and future applications. It compares and contrasts glass packaging against other leading-edge technologies such as Si and embedded packaging.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of Materials Informatics Platform Technology for Optical Co-Packaging Customizable Capacitive Sensor System Using Printed Electronics on Window Glass The Heterogeneous Integration Roadmap: Enabling Technology for Systems of the Future Advanced Substrate Technology for Heterogeneous Integration
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1