应用于数字极化发射机的CMOS数字功率放大器设计

Wenming Zheng, Zhiqun Li, Zhennan Li
{"title":"应用于数字极化发射机的CMOS数字功率放大器设计","authors":"Wenming Zheng, Zhiqun Li, Zhennan Li","doi":"10.1109/ICICM54364.2021.9660366","DOIUrl":null,"url":null,"abstract":"This paper presents a fully integrated wideband current-mode digital power amplifier (DPA) for digital polar transmitter in a 22nm RF CMOS process. Current-mode class-D configuration and differential cascode structure are used to obtain high efficiency, noise reduction and high output power with limited supply voltage. A three-coil transformer-based output passive network provides power combining and optimum load impedance transformations simultaneously at two operating frequencies. As a proof-of-concept, a 2.4–5.25 GHz wideband DPA is implemented with supply voltage of 1V for driver circuit and 2.5V for power cells. The simulated peak DPA output power is 30.0dBm/27.5dBm at 2.4GHz/5.25GHz. The simulated peak drain efficiency is 49.8% at 2.4GHz.","PeriodicalId":6693,"journal":{"name":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-10-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of CMOS Digital Power Amplifier Applied in Digital Polarized Transmitter\",\"authors\":\"Wenming Zheng, Zhiqun Li, Zhennan Li\",\"doi\":\"10.1109/ICICM54364.2021.9660366\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a fully integrated wideband current-mode digital power amplifier (DPA) for digital polar transmitter in a 22nm RF CMOS process. Current-mode class-D configuration and differential cascode structure are used to obtain high efficiency, noise reduction and high output power with limited supply voltage. A three-coil transformer-based output passive network provides power combining and optimum load impedance transformations simultaneously at two operating frequencies. As a proof-of-concept, a 2.4–5.25 GHz wideband DPA is implemented with supply voltage of 1V for driver circuit and 2.5V for power cells. The simulated peak DPA output power is 30.0dBm/27.5dBm at 2.4GHz/5.25GHz. The simulated peak drain efficiency is 49.8% at 2.4GHz.\",\"PeriodicalId\":6693,\"journal\":{\"name\":\"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICM54364.2021.9660366\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICM54364.2021.9660366","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种22nm射频CMOS工艺的全集成宽带电流型数字功率放大器(DPA)。采用电流模式d类配置和差分级联结构,在有限的电源电压下获得高效率、降噪和高输出功率。基于三线圈变压器的输出无源网络在两个工作频率下同时提供功率组合和最佳负载阻抗变换。作为概念验证,实现了2.4-5.25 GHz宽带DPA,驱动电路电源电压为1V,动力电池电源电压为2.5V。在2.4GHz/5.25GHz时,模拟峰值DPA输出功率为30.0dBm/27.5dBm。在2.4GHz时,模拟的峰值漏极效率为49.8%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design of CMOS Digital Power Amplifier Applied in Digital Polarized Transmitter
This paper presents a fully integrated wideband current-mode digital power amplifier (DPA) for digital polar transmitter in a 22nm RF CMOS process. Current-mode class-D configuration and differential cascode structure are used to obtain high efficiency, noise reduction and high output power with limited supply voltage. A three-coil transformer-based output passive network provides power combining and optimum load impedance transformations simultaneously at two operating frequencies. As a proof-of-concept, a 2.4–5.25 GHz wideband DPA is implemented with supply voltage of 1V for driver circuit and 2.5V for power cells. The simulated peak DPA output power is 30.0dBm/27.5dBm at 2.4GHz/5.25GHz. The simulated peak drain efficiency is 49.8% at 2.4GHz.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
[ICICM 2021 Front cover] Power Amplifier of Two-stage MMIC with Filter and Antenna Design for Transmitter Applications Design of a 220GHz Frequency Quadrupler in 0.13 µ m SiGe Technology RF Front-End CMOS Receiver with Antenna for Millimeter-Wave Applications A Reinforcement Learning-based Online-training AI Controller for DC-DC Switching Converters
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1