PowerPC 405-S的缓存全虚拟化

A. Carvalho, Francisco Afonsox, P. Cardoso, J. Cabral, Mongkol Ekpanyapongy, Sergio Montenegroz, A. Tavares
{"title":"PowerPC 405-S的缓存全虚拟化","authors":"A. Carvalho, Francisco Afonsox, P. Cardoso, J. Cabral, Mongkol Ekpanyapongy, Sergio Montenegroz, A. Tavares","doi":"10.1109/INDIN.2013.6889113","DOIUrl":null,"url":null,"abstract":"As real-time embedded systems become overwhelmingly complex, hypervisor-based architectures are increasingly being used. Hypervisor-based architectures can support such level of complexity and, at the same time, provide real-time performance while reducing the size, cost and time-to-market of such systems. Modern processors provide cache facilities which can increase their performance substantially. Similarly, in hypervisor-based architectures, by providing virtual machines (VM) with such facilities a significant improvement in their performance can be obtained as we conclude in this work. This article presents a methodology to fully virtualize the cache facilities of the IBM PowerPC 405-S. To the best of our knowledge, this is the first time cache virtualization is openly described. A careful mapping between a VM's cache-related configuration and the processor's configuration is done, accompanied by the emulation of 5 cache-related privileged instructions. Even though some issues have been detected, a simple solution is provided for all of them. The results show that cache virtualization works with minimal virtualization overhead.","PeriodicalId":6312,"journal":{"name":"2013 11th IEEE International Conference on Industrial Informatics (INDIN)","volume":"44 11 1","pages":"810-815"},"PeriodicalIF":0.0000,"publicationDate":"2013-07-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Cache full-virtualization for the PowerPC 405-S\",\"authors\":\"A. Carvalho, Francisco Afonsox, P. Cardoso, J. Cabral, Mongkol Ekpanyapongy, Sergio Montenegroz, A. Tavares\",\"doi\":\"10.1109/INDIN.2013.6889113\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As real-time embedded systems become overwhelmingly complex, hypervisor-based architectures are increasingly being used. Hypervisor-based architectures can support such level of complexity and, at the same time, provide real-time performance while reducing the size, cost and time-to-market of such systems. Modern processors provide cache facilities which can increase their performance substantially. Similarly, in hypervisor-based architectures, by providing virtual machines (VM) with such facilities a significant improvement in their performance can be obtained as we conclude in this work. This article presents a methodology to fully virtualize the cache facilities of the IBM PowerPC 405-S. To the best of our knowledge, this is the first time cache virtualization is openly described. A careful mapping between a VM's cache-related configuration and the processor's configuration is done, accompanied by the emulation of 5 cache-related privileged instructions. Even though some issues have been detected, a simple solution is provided for all of them. The results show that cache virtualization works with minimal virtualization overhead.\",\"PeriodicalId\":6312,\"journal\":{\"name\":\"2013 11th IEEE International Conference on Industrial Informatics (INDIN)\",\"volume\":\"44 11 1\",\"pages\":\"810-815\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-07-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 11th IEEE International Conference on Industrial Informatics (INDIN)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/INDIN.2013.6889113\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 11th IEEE International Conference on Industrial Informatics (INDIN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/INDIN.2013.6889113","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

随着实时嵌入式系统变得异常复杂,基于管理程序的体系结构被越来越多地使用。基于管理程序的体系结构可以支持这种级别的复杂性,同时提供实时性能,同时减少此类系统的大小、成本和上市时间。现代处理器提供了可以大大提高性能的缓存设施。类似地,在基于管理程序的体系结构中,通过为虚拟机(VM)提供这样的设施,可以显著提高它们的性能,正如我们在本文中总结的那样。本文介绍了一种完全虚拟化IBM PowerPC 405-S缓存设施的方法。据我们所知,这是第一次公开描述缓存虚拟化。在VM的缓存相关配置和处理器配置之间进行了仔细的映射,同时模拟了5个与缓存相关的特权指令。尽管已经检测到一些问题,但为所有问题提供了一个简单的解决方案。结果表明,缓存虚拟化以最小的虚拟化开销工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Cache full-virtualization for the PowerPC 405-S
As real-time embedded systems become overwhelmingly complex, hypervisor-based architectures are increasingly being used. Hypervisor-based architectures can support such level of complexity and, at the same time, provide real-time performance while reducing the size, cost and time-to-market of such systems. Modern processors provide cache facilities which can increase their performance substantially. Similarly, in hypervisor-based architectures, by providing virtual machines (VM) with such facilities a significant improvement in their performance can be obtained as we conclude in this work. This article presents a methodology to fully virtualize the cache facilities of the IBM PowerPC 405-S. To the best of our knowledge, this is the first time cache virtualization is openly described. A careful mapping between a VM's cache-related configuration and the processor's configuration is done, accompanied by the emulation of 5 cache-related privileged instructions. Even though some issues have been detected, a simple solution is provided for all of them. The results show that cache virtualization works with minimal virtualization overhead.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Assessment of IEC-61499 and CDL for Function Block composition in factory-wide system integration Roll stabilization: A higher order sliding mode approach Analysis and prediction of jitter of internet one-way time-delay for teleoperation systems Remote rendering of industrial HMI applications An intelligent SA-adaptive interface to aid supervisory control of a UAV swarm
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1