9-M tr接入网片上系统,用于家庭兆比特互联网接入

S. Kozu, T. Aramaki, C. Ikeda, Yasuaki Kuroda, S. Kawanago, Mitsuji Okada, H. Kariya, Masao Manabe, Hirotaka Utani, Eiji Sudou, Yukihiro Oda, Hideo Suzukii
{"title":"9-M tr接入网片上系统,用于家庭兆比特互联网接入","authors":"S. Kozu, T. Aramaki, C. Ikeda, Yasuaki Kuroda, S. Kawanago, Mitsuji Okada, H. Kariya, Masao Manabe, Hirotaka Utani, Eiji Sudou, Yukihiro Oda, Hideo Suzukii","doi":"10.1109/CICC.2000.852655","DOIUrl":null,"url":null,"abstract":"In this paper, an access network controller for ADSL (asymmetric digital subscriber line) is described. It consists of a VR4120 MPU core, a system controller, an Ethernet controller, an ATM (asynchronous transfer mode) cell processor, a USB (universal serial bus interface) controller, and other blocks. This controller, along with ADSL PHY devices, can provide a total solution for ADSL modem and ADSL router.","PeriodicalId":20702,"journal":{"name":"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)","volume":"1 1","pages":"231-234"},"PeriodicalIF":0.0000,"publicationDate":"2000-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 9-M tr. access network system-on-a-chip for mega-bit Internet access at home\",\"authors\":\"S. Kozu, T. Aramaki, C. Ikeda, Yasuaki Kuroda, S. Kawanago, Mitsuji Okada, H. Kariya, Masao Manabe, Hirotaka Utani, Eiji Sudou, Yukihiro Oda, Hideo Suzukii\",\"doi\":\"10.1109/CICC.2000.852655\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, an access network controller for ADSL (asymmetric digital subscriber line) is described. It consists of a VR4120 MPU core, a system controller, an Ethernet controller, an ATM (asynchronous transfer mode) cell processor, a USB (universal serial bus interface) controller, and other blocks. This controller, along with ADSL PHY devices, can provide a total solution for ADSL modem and ADSL router.\",\"PeriodicalId\":20702,\"journal\":{\"name\":\"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)\",\"volume\":\"1 1\",\"pages\":\"231-234\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-05-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2000.852655\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2000.852655","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

介绍了一种用于ADSL(非对称数字用户线路)的接入网控制器。它由VR4120 MPU核心、系统控制器、以太网控制器、ATM(异步传输模式)单元处理器、USB(通用串行总线接口)控制器等模块组成。该控制器与ADSL物理设备一起,可以为ADSL调制解调器和ADSL路由器提供一个完整的解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 9-M tr. access network system-on-a-chip for mega-bit Internet access at home
In this paper, an access network controller for ADSL (asymmetric digital subscriber line) is described. It consists of a VR4120 MPU core, a system controller, an Ethernet controller, an ATM (asynchronous transfer mode) cell processor, a USB (universal serial bus interface) controller, and other blocks. This controller, along with ADSL PHY devices, can provide a total solution for ADSL modem and ADSL router.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter Physical processes of phase noise in differential LC oscillators Boosted gate MOS (BGMOS): device/circuit cooperation scheme to achieve leakage-free giga-scale integration Complete noise analysis for CMOS switching mixers via stochastic differential equations A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1