多值函数的不相交立方体的生成

B. Falkowski, C. C. Lozano, S. Rahardja
{"title":"多值函数的不相交立方体的生成","authors":"B. Falkowski, C. C. Lozano, S. Rahardja","doi":"10.1109/ISCAS.2004.1329480","DOIUrl":null,"url":null,"abstract":"In this paper, an algorithm to generate disjoint cubes representation of a multiple-valued logic function is presented. The algorithm converts an array of non-disjoint multiple-valued cubes to an array disjoint multiple-valued cubes by applying different multiple-valued cube calculus operations. Efforts to reduce the calculation time and the number of resulting disjoint cubes have been integrated into the presented algorithm. Experimental results of the algorithm for several test files are also shown.","PeriodicalId":6445,"journal":{"name":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","volume":"1 1","pages":"V-V"},"PeriodicalIF":0.0000,"publicationDate":"2004-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Generation of disjoint cubes for multiple-valued functions\",\"authors\":\"B. Falkowski, C. C. Lozano, S. Rahardja\",\"doi\":\"10.1109/ISCAS.2004.1329480\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, an algorithm to generate disjoint cubes representation of a multiple-valued logic function is presented. The algorithm converts an array of non-disjoint multiple-valued cubes to an array disjoint multiple-valued cubes by applying different multiple-valued cube calculus operations. Efforts to reduce the calculation time and the number of resulting disjoint cubes have been integrated into the presented algorithm. Experimental results of the algorithm for several test files are also shown.\",\"PeriodicalId\":6445,\"journal\":{\"name\":\"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)\",\"volume\":\"1 1\",\"pages\":\"V-V\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-05-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.2004.1329480\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS.2004.1329480","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本文提出了一种生成多值逻辑函数的不相交立方表示的算法。该算法通过应用不同的多值立方体演算操作,将非不相交的多值立方体数组转换为数组不相交的多值立方体。努力减少计算时间和产生的不相交立方体的数量已经集成到该算法中。最后给出了该算法在多个测试文件上的实验结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Generation of disjoint cubes for multiple-valued functions
In this paper, an algorithm to generate disjoint cubes representation of a multiple-valued logic function is presented. The algorithm converts an array of non-disjoint multiple-valued cubes to an array disjoint multiple-valued cubes by applying different multiple-valued cube calculus operations. Efforts to reduce the calculation time and the number of resulting disjoint cubes have been integrated into the presented algorithm. Experimental results of the algorithm for several test files are also shown.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Accurate fault detection in switched-capacitor filters using structurally allpass building blocks Silicon on sapphire CMOS architectures for interferometric array readout Implementation of Farrow structure based interpolators with subfilters of odd length Dual-edge triggered level converting flip-flops A novel CMOS double-edge triggered flip-flop for low-power applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1