一种面向对象的程序设计方法,用于超大规模集成电路设计的测试向量的生成

A. Cruz
{"title":"一种面向对象的程序设计方法,用于超大规模集成电路设计的测试向量的生成","authors":"A. Cruz","doi":"10.1109/ISCAS.1997.612888","DOIUrl":null,"url":null,"abstract":"A new approach was used in the development of the implementation of a minimal test vector generation algorithm for single and multiple fault detection in a PLA. The conversion of product terms from binary notation to decimal notation simplifies the development of the C language subroutines used for the implementation. The ordered position in our approach allows us to find a complete test vector in a single comparison in some instances and makes it feasible to find complete test vectors having a d/sub H/=k in an n-dimensional subspace, e.g., even if 99.21875% of the minterms in an 8-dimensional subspace are bounded.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"14 1","pages":"2725-2728 vol.4"},"PeriodicalIF":0.0000,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An object oriented programming approach for the generation of test vectors for VLSI design\",\"authors\":\"A. Cruz\",\"doi\":\"10.1109/ISCAS.1997.612888\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new approach was used in the development of the implementation of a minimal test vector generation algorithm for single and multiple fault detection in a PLA. The conversion of product terms from binary notation to decimal notation simplifies the development of the C language subroutines used for the implementation. The ordered position in our approach allows us to find a complete test vector in a single comparison in some instances and makes it feasible to find complete test vectors having a d/sub H/=k in an n-dimensional subspace, e.g., even if 99.21875% of the minterms in an 8-dimensional subspace are bounded.\",\"PeriodicalId\":68559,\"journal\":{\"name\":\"电路与系统学报\",\"volume\":\"14 1\",\"pages\":\"2725-2728 vol.4\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"电路与系统学报\",\"FirstCategoryId\":\"1093\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.1997.612888\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"电路与系统学报","FirstCategoryId":"1093","ListUrlMain":"https://doi.org/10.1109/ISCAS.1997.612888","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

一种新的方法被用于开发用于PLA单故障和多故障检测的最小测试向量生成算法的实现。将乘积项从二进制表示法转换为十进制表示法简化了用于实现的C语言子程序的开发。我们方法中的有序位置允许我们在某些情况下在单个比较中找到一个完整的测试向量,并且使得在n维子空间中找到具有d/sub H/=k的完整测试向量成为可能,例如,即使在8维子空间中99.21875%的最小项是有界的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An object oriented programming approach for the generation of test vectors for VLSI design
A new approach was used in the development of the implementation of a minimal test vector generation algorithm for single and multiple fault detection in a PLA. The conversion of product terms from binary notation to decimal notation simplifies the development of the C language subroutines used for the implementation. The ordered position in our approach allows us to find a complete test vector in a single comparison in some instances and makes it feasible to find complete test vectors having a d/sub H/=k in an n-dimensional subspace, e.g., even if 99.21875% of the minterms in an 8-dimensional subspace are bounded.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
2463
期刊最新文献
Hysteresis quantizer Design of wide-tunable translinear second-order oscillators Design of a direct digital synthesizer with an on-chip D/A-converter Steady state analysis of SMPS Low power wireless communication and signal processing circuits for distributed microsensors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1