快速极化调整卷积(PAC)软件解码器:算法与实现

Jingxin Dai, Hang Yin, Yuhuan Wang, Yansong Lv
{"title":"快速极化调整卷积(PAC)软件解码器:算法与实现","authors":"Jingxin Dai, Hang Yin, Yuhuan Wang, Yansong Lv","doi":"10.46904/eea.23.71.2.1108007","DOIUrl":null,"url":null,"abstract":"In this paper, a novel high throughput software polarization-adjusted convolutional (PAC) decoder based on the fast successive cancellation (FSC) decoding algorithm is first proposed. The FSC decoding algorithm is obtained by expanding the fast list decoding algorithm to suit parallel designs. To improve the parallel processing capabilities of the proposed decoder, we use SIMD and multiple cores techniques to decode multiple codewords in parallel, thus effectively parallel mapping the FSC decoding algorithm to processors. The proposed decoder is sufficiently general to be implemented on X86 and embedded processors (NEON, SSE, AVX256, and AVX512 instructions). Experimentations show that the proposed software PAC decoder can achieve 370 Mbps under the multithreading mode.","PeriodicalId":38292,"journal":{"name":"EEA - Electrotehnica, Electronica, Automatica","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2023-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Fast Polarization-Adjusted Convolutional (PAC) Software Decoders: Algorithm and Implementation\",\"authors\":\"Jingxin Dai, Hang Yin, Yuhuan Wang, Yansong Lv\",\"doi\":\"10.46904/eea.23.71.2.1108007\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a novel high throughput software polarization-adjusted convolutional (PAC) decoder based on the fast successive cancellation (FSC) decoding algorithm is first proposed. The FSC decoding algorithm is obtained by expanding the fast list decoding algorithm to suit parallel designs. To improve the parallel processing capabilities of the proposed decoder, we use SIMD and multiple cores techniques to decode multiple codewords in parallel, thus effectively parallel mapping the FSC decoding algorithm to processors. The proposed decoder is sufficiently general to be implemented on X86 and embedded processors (NEON, SSE, AVX256, and AVX512 instructions). Experimentations show that the proposed software PAC decoder can achieve 370 Mbps under the multithreading mode.\",\"PeriodicalId\":38292,\"journal\":{\"name\":\"EEA - Electrotehnica, Electronica, Automatica\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-05-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"EEA - Electrotehnica, Electronica, Automatica\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.46904/eea.23.71.2.1108007\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"EEA - Electrotehnica, Electronica, Automatica","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.46904/eea.23.71.2.1108007","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文首次提出了一种基于快速逐次抵消(FSC)译码算法的高吞吐量软件极化调整卷积(PAC)译码器。通过对快速链表译码算法的扩展,得到了适合并行设计的FSC译码算法。为了提高解码器的并行处理能力,我们使用SIMD和多核技术并行解码多个码字,从而有效地将FSC解码算法并行映射到处理器。所提出的解码器具有足够的通用性,可以在X86和嵌入式处理器(NEON、SSE、AVX256和AVX512指令)上实现。实验表明,该软件PAC解码器在多线程模式下可以达到370mbps。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Fast Polarization-Adjusted Convolutional (PAC) Software Decoders: Algorithm and Implementation
In this paper, a novel high throughput software polarization-adjusted convolutional (PAC) decoder based on the fast successive cancellation (FSC) decoding algorithm is first proposed. The FSC decoding algorithm is obtained by expanding the fast list decoding algorithm to suit parallel designs. To improve the parallel processing capabilities of the proposed decoder, we use SIMD and multiple cores techniques to decode multiple codewords in parallel, thus effectively parallel mapping the FSC decoding algorithm to processors. The proposed decoder is sufficiently general to be implemented on X86 and embedded processors (NEON, SSE, AVX256, and AVX512 instructions). Experimentations show that the proposed software PAC decoder can achieve 370 Mbps under the multithreading mode.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
EEA - Electrotehnica, Electronica, Automatica
EEA - Electrotehnica, Electronica, Automatica Engineering-Electrical and Electronic Engineering
CiteScore
0.90
自引率
0.00%
发文量
26
期刊最新文献
Flexion Angle Estimation from Single Channel Forearm EMG Signals using Effective Features Ontology and Nanotechnologies Comparison of Intelligent Control Methods Performance in the UPFC Controllers Design for Power Flow Reference Tracking Stick-Slip Movement in Driving Axles of Railway Vehicles equipped with Damping Devices A Measuring System for HTS Wires and Coils Properties at Low Temperatures
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1