Seongheon Shin, Soon-Jae Kweon, Jeong-Ho Park, Yong-Chang Choi, Hyung-Joun Yoo
{"title":"一个有效的,宽范围的时间-数字转换器使用级联时间插值阶段电阻抗谱","authors":"Seongheon Shin, Soon-Jae Kweon, Jeong-Ho Park, Yong-Chang Choi, Hyung-Joun Yoo","doi":"10.1109/APCCAS.2016.7803993","DOIUrl":null,"url":null,"abstract":"This paper proposes a novel architecture of time-to-digital converter (TDC) with wide input range in polar demodulators for electrical impedance spectroscopy (EIS) systems. The system combines a counter-based TDC with cascaded time interpolation stages and efficiently quantizes the phase component. The maximum phase error of 0.52 degrees from 1-kHz to 2.048-MHz frequency sweep range superior to previously reported ones. Reconfigurability of interpolation factor and cascaded architecture greatly enhances hardware efficiency of the system with average power consumption of 1.93 mW, which makes this work worth for system-on-chip (SoC) realization of EIS systems based on polar demodulators.","PeriodicalId":6495,"journal":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"An efficient, wide range time-to-digital converter using cascaded time-interpolation stages for electrical impedance spectroscopy\",\"authors\":\"Seongheon Shin, Soon-Jae Kweon, Jeong-Ho Park, Yong-Chang Choi, Hyung-Joun Yoo\",\"doi\":\"10.1109/APCCAS.2016.7803993\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a novel architecture of time-to-digital converter (TDC) with wide input range in polar demodulators for electrical impedance spectroscopy (EIS) systems. The system combines a counter-based TDC with cascaded time interpolation stages and efficiently quantizes the phase component. The maximum phase error of 0.52 degrees from 1-kHz to 2.048-MHz frequency sweep range superior to previously reported ones. Reconfigurability of interpolation factor and cascaded architecture greatly enhances hardware efficiency of the system with average power consumption of 1.93 mW, which makes this work worth for system-on-chip (SoC) realization of EIS systems based on polar demodulators.\",\"PeriodicalId\":6495,\"journal\":{\"name\":\"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS.2016.7803993\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2016.7803993","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An efficient, wide range time-to-digital converter using cascaded time-interpolation stages for electrical impedance spectroscopy
This paper proposes a novel architecture of time-to-digital converter (TDC) with wide input range in polar demodulators for electrical impedance spectroscopy (EIS) systems. The system combines a counter-based TDC with cascaded time interpolation stages and efficiently quantizes the phase component. The maximum phase error of 0.52 degrees from 1-kHz to 2.048-MHz frequency sweep range superior to previously reported ones. Reconfigurability of interpolation factor and cascaded architecture greatly enhances hardware efficiency of the system with average power consumption of 1.93 mW, which makes this work worth for system-on-chip (SoC) realization of EIS systems based on polar demodulators.