An integrated Shunt-LDO regulator for serial powered systems

M. Karagounis, D. Arutinov, M. Barbero, F. Hügging, H. Krueger, N. Wermes
{"title":"An integrated Shunt-LDO regulator for serial powered systems","authors":"M. Karagounis, D. Arutinov, M. Barbero, F. Hügging, H. Krueger, N. Wermes","doi":"10.1109/ESSCIRC.2009.5325974","DOIUrl":null,"url":null,"abstract":"In this paper, a new type of regulator is proposed for integration in ASICs used in serially powered systems. In the serial powering scheme, modules are placed in series and fed by a constant current source to reduce the IR drop on the cables which increases powering efficiency. At the module level the needed supply voltages are generated redundantly out of the current supply by several parallel operating ASICs with integrated regulation circuitry. A Shunt-LDO regulator has been developed to allow robust and redundant regulator operation and the generation of different supply voltages by parallel placed devices. The Shunt-LDO regulator scheme combines the capability of Low Drop-Out regulators to generate a constant supply voltage with the feature of shunt regulators to assure a constant current flow through the device. The Shunt-LDO regulator has been developed for application in the framework of next generation hybrid pixel detectors used in high energy physics experiments. This circuit has been prototyped in a 130nm CMOS technology, capable of generating voltages in a range of 1.2-1.5V with a minimum drop out voltage of 200mV. The maximum shunt current is 500mA with a load regulation factor corresponding to an output impedance of 30mΩ.","PeriodicalId":258889,"journal":{"name":"2009 Proceedings of ESSCIRC","volume":"12 6","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-11-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"58","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Proceedings of ESSCIRC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2009.5325974","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 58

Abstract

In this paper, a new type of regulator is proposed for integration in ASICs used in serially powered systems. In the serial powering scheme, modules are placed in series and fed by a constant current source to reduce the IR drop on the cables which increases powering efficiency. At the module level the needed supply voltages are generated redundantly out of the current supply by several parallel operating ASICs with integrated regulation circuitry. A Shunt-LDO regulator has been developed to allow robust and redundant regulator operation and the generation of different supply voltages by parallel placed devices. The Shunt-LDO regulator scheme combines the capability of Low Drop-Out regulators to generate a constant supply voltage with the feature of shunt regulators to assure a constant current flow through the device. The Shunt-LDO regulator has been developed for application in the framework of next generation hybrid pixel detectors used in high energy physics experiments. This circuit has been prototyped in a 130nm CMOS technology, capable of generating voltages in a range of 1.2-1.5V with a minimum drop out voltage of 200mV. The maximum shunt current is 500mA with a load regulation factor corresponding to an output impedance of 30mΩ.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于串行供电系统的集成分流ldo稳压器
本文提出了一种新型稳压器,可集成到串行供电系统的专用集成电路中。在串行供电方案中,模块被串联放置并由恒流源供电,以减少电缆上的红外降,从而提高供电效率。在模块级,所需的电源电压由几个具有集成调节电路的并行操作asic从电流供应中冗余产生。一种并联ldo稳压器已经开发出来,允许稳健和冗余的稳压器运行,并通过并联放置的设备产生不同的电源电压。并联- ldo稳压器方案结合了低降稳压器的能力,以产生恒定的电源电压,并具有并联稳压器的特性,以确保通过设备的恒定电流。并联- ldo稳压器是为下一代高能物理实验中使用的混合像素探测器的框架而开发的。该电路的原型采用130nm CMOS技术,能够产生1.2-1.5V的电压,最小降压为200mV。最大分流电流为500mA,负载调节系数对应输出阻抗30mΩ。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Assessment of the impact of technology scaling on the performance of LC-VCOs An integrated Shunt-LDO regulator for serial powered systems Merged power amplifier and mixer circuit topology for radar applications in CMOS Design and phase noise analysis of a multiphase 6 to 11 GHz PLL Ultra low power detection circuits in 130nm CMOS for a wireless UWB localization system
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1