Assessment of the impact of technology scaling on the performance of LC-VCOs

D. Ponton, G. Knoblinger, A. Roithmeier, M. Tiebout, M. Fulde, P. Palestri
{"title":"Assessment of the impact of technology scaling on the performance of LC-VCOs","authors":"D. Ponton, G. Knoblinger, A. Roithmeier, M. Tiebout, M. Fulde, P. Palestri","doi":"10.1109/ESSDERC.2009.5331398","DOIUrl":null,"url":null,"abstract":"This paper analyzes the scaling of LC Voltage Controlled Oscillator (LC-VCO) implemented in advanced Planar CMOS technologies. An LC-VCO for GSM applications, has been designed in state-of-the-art 45/40nm and 32nm CMOS technologies, exploiting different Front- and Back-End Of Line (FEOL/BEOL) options. The designs are compared with each other and with recent literature in terms of power and Phase-Noise performance.","PeriodicalId":258889,"journal":{"name":"2009 Proceedings of ESSCIRC","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Proceedings of ESSCIRC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.2009.5331398","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper analyzes the scaling of LC Voltage Controlled Oscillator (LC-VCO) implemented in advanced Planar CMOS technologies. An LC-VCO for GSM applications, has been designed in state-of-the-art 45/40nm and 32nm CMOS technologies, exploiting different Front- and Back-End Of Line (FEOL/BEOL) options. The designs are compared with each other and with recent literature in terms of power and Phase-Noise performance.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
技术规模对lc - vco性能影响的评估
分析了采用先进的平面CMOS技术实现的LC压控振荡器(LC- vco)的标度问题。用于GSM应用的LC-VCO采用最先进的45/40纳米和32纳米CMOS技术设计,利用不同的前端和后端线(FEOL/BEOL)选项。这些设计在功率和相位噪声性能方面相互比较,并与最近的文献进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Assessment of the impact of technology scaling on the performance of LC-VCOs An integrated Shunt-LDO regulator for serial powered systems Merged power amplifier and mixer circuit topology for radar applications in CMOS Design and phase noise analysis of a multiphase 6 to 11 GHz PLL Ultra low power detection circuits in 130nm CMOS for a wireless UWB localization system
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1