A CMOS 3.5 Gbps continuous-time adaptive cable equalizer with joint adaptation method of low-frequency gain and high-frequency boosting

J. Choi, Moon-Sang Hwang, D. Jeong
{"title":"A CMOS 3.5 Gbps continuous-time adaptive cable equalizer with joint adaptation method of low-frequency gain and high-frequency boosting","authors":"J. Choi, Moon-Sang Hwang, D. Jeong","doi":"10.1109/VLSIC.2003.1221174","DOIUrl":null,"url":null,"abstract":"This paper describes a high-speed CMOS adaptive cable equalizer with the joint adaptation method of low-frequency gain and high-frequency boosting. The adaptation method compares not only the high-frequency contents but also the low-frequency contents. By this joint adaptation method, the adaptation inaccuracy due to amplitude deviation can be reduced. The filter cell in the equalizer uses the variable-capacitor tuning and feed-forward common-mode-voltage biasing technique to achieve high bandwidth. The prototype chip is fabricated in a 0.18 /spl mu/m mixed-mode CMOS process. The realized active area is 0.48 mm/spl times/0.73 mm. The filter cell operates up to 5 Gbps and the adaptive equalizer operates up to 3.5 Gbps over a 15-m RG-58 coaxial cable with a 1.8 V supply and 80 mW power dissipation.","PeriodicalId":270304,"journal":{"name":"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2003.1221174","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

This paper describes a high-speed CMOS adaptive cable equalizer with the joint adaptation method of low-frequency gain and high-frequency boosting. The adaptation method compares not only the high-frequency contents but also the low-frequency contents. By this joint adaptation method, the adaptation inaccuracy due to amplitude deviation can be reduced. The filter cell in the equalizer uses the variable-capacitor tuning and feed-forward common-mode-voltage biasing technique to achieve high bandwidth. The prototype chip is fabricated in a 0.18 /spl mu/m mixed-mode CMOS process. The realized active area is 0.48 mm/spl times/0.73 mm. The filter cell operates up to 5 Gbps and the adaptive equalizer operates up to 3.5 Gbps over a 15-m RG-58 coaxial cable with a 1.8 V supply and 80 mW power dissipation.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用低频增益和高频升压联合自适应方法的CMOS 3.5 Gbps连续自适应电缆均衡器
本文介绍了一种采用低频增益和高频升压联合自适应方法的高速CMOS自适应电缆均衡器。该自适应方法不仅对高频内容进行比对,而且对低频内容进行比对。通过这种联合自适应方法,可以减小振幅偏差引起的自适应误差。均衡器中的滤波单元采用变电容调谐和前馈共模电压偏置技术来实现高带宽。该原型芯片采用0.18 /spl mu/m混合模式CMOS工艺制造。实现的有效面积为0.48 mm/spl次/0.73 mm。滤波单元的工作速度高达5 Gbps,自适应均衡器的工作速度高达3.5 Gbps,通过15米RG-58同轴电缆,1.8 V电源和80 mW功耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
RF CMOS comes of age A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18-/spl mu/m CMOS A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology On-die droop detector for analog sensing of power supply noise A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1