O. Shah, Shivangi Bansal, Prashant Kumar Mavi, A. Yadav, Satvik Vats, Zaiba Ishrat
{"title":"Comparative Analysis of Dual-edge Triggered and Sense Amplifier Based Flip-flops in 32 nm CMOS Regime","authors":"O. Shah, Shivangi Bansal, Prashant Kumar Mavi, A. Yadav, Satvik Vats, Zaiba Ishrat","doi":"10.1109/APSIT58554.2023.10201721","DOIUrl":null,"url":null,"abstract":"The article summarizes the outcomes of extensive research carried out on dual-edge triggered flip-flops (DETFFs) and sense amplifier based flip-flops (SAFFs) in relation to their power consumption, delay measurements and area requirements. The research focused on four of the most advanced flip-flops (FFs) currently available, and simulations were conducted in SPICE using 32 nm CMOS technology. The results showed that Lee's FF had better power efficiency at data activities of greater than 25% whereas Lapshev's FF could be used for circuits with less data activity. Jeong's FF had better speed efficiency at higher voltages. Lee's FF also had the best power delay product (PDP) followed closely by Jeong's FF at nominal conditions. Additionally, Jeong's FF outperformed other designs in terms of area overhead.","PeriodicalId":170044,"journal":{"name":"2023 International Conference in Advances in Power, Signal, and Information Technology (APSIT)","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 International Conference in Advances in Power, Signal, and Information Technology (APSIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APSIT58554.2023.10201721","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
The article summarizes the outcomes of extensive research carried out on dual-edge triggered flip-flops (DETFFs) and sense amplifier based flip-flops (SAFFs) in relation to their power consumption, delay measurements and area requirements. The research focused on four of the most advanced flip-flops (FFs) currently available, and simulations were conducted in SPICE using 32 nm CMOS technology. The results showed that Lee's FF had better power efficiency at data activities of greater than 25% whereas Lapshev's FF could be used for circuits with less data activity. Jeong's FF had better speed efficiency at higher voltages. Lee's FF also had the best power delay product (PDP) followed closely by Jeong's FF at nominal conditions. Additionally, Jeong's FF outperformed other designs in terms of area overhead.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
