Embedded pin assignment for top down system design

Thomas Pförtner, S. Kiefl, R. Dachauer
{"title":"Embedded pin assignment for top down system design","authors":"Thomas Pförtner, S. Kiefl, R. Dachauer","doi":"10.1109/EURDAC.1992.246241","DOIUrl":null,"url":null,"abstract":"The authors present a technique of employing pin assignment to improve the physical design of printed circuit boards. The technique is based on all pins of ASICs, and reduces wire lengths and via count. Design time is reduced by automation and a top-down design procedure. An algorithm for the pin assignment problem is presented, and the combination of pin assignment with global routing is described.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"52 2","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings EURO-DAC '92: European Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EURDAC.1992.246241","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

The authors present a technique of employing pin assignment to improve the physical design of printed circuit boards. The technique is based on all pins of ASICs, and reduces wire lengths and via count. Design time is reduced by automation and a top-down design procedure. An algorithm for the pin assignment problem is presented, and the combination of pin assignment with global routing is described.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
自顶向下系统设计的嵌入式引脚分配
提出了一种利用引脚分配技术改进印刷电路板物理设计的方法。该技术基于asic的所有引脚,减少了导线长度和通孔数。自动化和自顶向下的设计过程减少了设计时间。提出了一种引脚分配问题的算法,并将引脚分配与全局路由相结合。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
New design error modeling and metrics for design validation Embedded pin assignment for top down system design An exact analytic technique for simulating uniform RC lines Towards a standard VHDL synthesis package Generating pipelined datapaths using reduction techniques to shorten critical paths
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1