A 20 MHz; CMOS variable gain amplifier

C. Srinivasan, K. Rao
{"title":"A 20 MHz; CMOS variable gain amplifier","authors":"C. Srinivasan, K. Rao","doi":"10.1109/ICVD.1996.489463","DOIUrl":null,"url":null,"abstract":"A variable gain amplifier with a gain range of 15 dB to 4O dB and 80 MHz bandwidth is described here. The circuit is built in a standard CMOS process. A MOS device, operated in the linear region, is used as a shunt feedback element to vary the gain. The circuit embodies an inverse relationship between the gain and the control voltage. The circuit dissipates about 30 mW of power. This circuit has been intended to be used in a PRML read channel chip but can be adapted for other purposes also.","PeriodicalId":301389,"journal":{"name":"Proceedings of 9th International Conference on VLSI Design","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 9th International Conference on VLSI Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICVD.1996.489463","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

A variable gain amplifier with a gain range of 15 dB to 4O dB and 80 MHz bandwidth is described here. The circuit is built in a standard CMOS process. A MOS device, operated in the linear region, is used as a shunt feedback element to vary the gain. The circuit embodies an inverse relationship between the gain and the control voltage. The circuit dissipates about 30 mW of power. This circuit has been intended to be used in a PRML read channel chip but can be adapted for other purposes also.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 20 MHz;CMOS可变增益放大器
本文介绍了一种增益范围为15db至40db、带宽为80mhz的可变增益放大器。该电路采用标准的CMOS工艺。在线性区域工作的MOS器件用作并联反馈元件来改变增益。该电路体现了增益和控制电压之间的反比关系。电路耗散约30兆瓦的功率。该电路已打算用于PRML读通道芯片,但也可以用于其他目的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 20 MHz; CMOS variable gain amplifier Parallel concurrent path-delay fault simulation using single-input change patterns A tree matching chip An efficient test generation technique for sequential circuits with repetitive sub-circuits Routing using implicit connection graphs [VLSI design]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1